ZL50011



Flexible 512-ch DX with on-chip DPLL

Data Sheet

Features

- 512 channel x 512 channel non-blocking switch at 2.048Mb/s, 4.096Mb/s or 8.192Mb/s operation
- Rate conversion between the ST-BUS inputs and ST-BUS outputs
- Integrated Digital Phase-Locked Loop (DPLL) meets Telcordia GR-1244-CORE stratum 4 specifications
- DPLL provides reference monitor, jitter attenuation and free run functions
- Per-stream ST-BUS input with data rate selection of 2.048Mb/s, 4.096Mb/s or 8.192Mb/s
- Per-stream ST-BUS output with data rate selection of 2.048Mb/s, 4.096Mb/s or 8.192Mb/s; the output data rate can be different than the input data rate
- Per-stream high impedance control output for every ST-BUS output with fractional bit advancement
- Per-stream input channel and input bit delay
 programming with fractional bit delay
- Per-stream output channel and output bit delay programming with fractional bit advancement
- Multiple frame pulse outputs and reference clock outputs
- Per-channel constant throughput delay

Issue 1

December 2002

Ordering Information

ZL50011/QCC 160 Pin LQFP ZL50011/GDC 144 Ball LBGA


-40°C to +85°C

- · Per-channel high impedance output control
- · Per-channel message mode
- Per-channel pseudo random bit sequence (PRBS) pattern generation and bit error detection
- Control interface compatible to Motorola nonmultiplexed CPUs
- Connection memory block programming capability
- IEEE-1149.1 (JTAG) test port
- 3.3V I/O with 5V tolerant input

Applications

DS5721

- Small and medium digital switching platforms
- Access Servers
- · Time Division Multiplexers
- Computer Telephony Integration
- Digital Loop Carriers



Description

The device has sixteen ST-BUS inputs (STi0-15) and sixteen ST-BUS outputs (STo0-15). It is a non-blocking digital switch with 512 64kb/s channels and performs rate conversion between the ST-BUS inputs and ST-BUS outputs. The ST-BUS inputs accept serial input data streams with the data rate of 2.048Mb/s, 4.096Mb/s or 8.192Mb/s on a per-stream basis. The ST-BUS outputs deliver serial output data streams with the data rate of 2.048Mb/s, 4.096Mb/s or 8.192Mb/s, 4.096Mb/s or 8.192Mb/s on a per-stream basis. The ST-BUS outputs deliver serial output data streams with the data rate of 2.048Mb/s, 4.096Mb/s or 8.192Mb/s on a per-stream basis. The device also provides sixteen high impedance control outputs (STOHZ 0-15) to support the use of external high impedance control buffers.

The ZL50011 has features that are programmable on per-stream or per-channel basis including message mode, input bit delay, output bit advancement, constant throughput delay and high impedance output control.

The on chip DPLL meets Telcordia GR-1244-CORE stratum 4 specifications (stratum 4). It accepts a dedicated timing reference input at either 8kHz, 1.544MHz or 2.048MHz. Alternatively, the reference can be replaced by an internal 8kHz signal derived from the ST-BUS input frame boundary. The DPLL provides reference monitor, jitter attenuation and free run functions. It can be used as a system's ST-BUS timing source which is synchronized to the network. The DPLL can also be bypassed so that the device operates under system timing.

Table of Contents

Features	
Applications	. 2
Description	. 2
1.0 Device Overview	. 16
2.0 Functional Description	. 16
2.1 ST-BUS Input Data Rate and Input Timing.	
2.1.1 ST-BUS Input Operation Mode	
2.1.2 Frame Pulse Input and Clock Input timing	
2.1.3 ST-BUS Input Timing	. 19
2.2 ST-BUS Output Data Rate and Output Timing	. 20
2.2.1 ST-BUS Output Operation Mode	
2.2.2 Frame Pulse Output and Clock Output Timing	
2.2.3 ST-BUS Output Timing	
2.3 Serial Data Input Delay and Serial Data Output Offset.	. 24
2.3.1 Input Channel Delay Programming	. 24
2.3.2 Input Bit Delay Programming	
2.3.3 Fractional Input Bit Delay Programming	
2.3.4 Output Channel Delay Programming	
2.3.5 Output Bit Delay Programming	
2.3.6 Fractional Output Bit Advancement Programming	
2.3.7 External High Impedance Control, STOHZ 0 to 15	
2.4 Data Delay Through The Switching Paths	
2.5 Connection Memory Description.	
2.5.1 Connection Memory Block Programming	
2.6 Bit Error Rate (BER) Test	
2.7 Quadrant frame programming	
2.8 Microprocessor Port	
2.9 Digital Phase-Locked Loop (DPLL) Operation	
2.9.1 DPLL Master Mode	
2.9.2 DPLL Freerun Mode	
2.9.3 DPLL Bypass Mode	
2.10 DPLL Functional Description	
2.10.1 CKi/FPi Synchronizer and REF Select Mux	
2.10.2 Skew Control Circuit	
2.10.3 Reference Monitor Circuit .	
2.10.4 Phase-Locked Loop (PLL) Circuit .	
2.11 DPLL Performance	
2.11.1 Intrinsic Jitter	
2.11.2 Jitter Tolerance	
2.11.3 Jitter Transfer	
2.11.4 Frequency Accuracy	
2.11.5 Locking Range	
2.11.6 Phase Slope	
2.11.7 Phase Lock Time	
2.12 Alignment Between Input and Output Frame Pulses	
3.0 Oscillator Requirements.	
3.1 External Crystal Oscillator	
3.2 External Clock Oscillator	
4.0 Device Reset and Initialization	
5.0 JTAG Support	
5.1 Test Access Port (TAP)	44

Table of Contents

5.2 Instruction Register	
5.3 Test Data Register	
5.4 BSDL	
6.0 Register Address Mapping	
7.0 Detail Register Description	
9.0 Connection Memory Bit Assignment	

List of Figures


Figure 1 - ZL50011 Functional Block Diagram.	1
Figure 2 - 24mm x 24mm LQFP (JEDEC MS-026) Pinout Diagram	9
Figure 3 - 13mm x 13mm 144 Ball LBGA Pinout Diagram.	. 10
Figure 4 - Input Timing when (CKIN2 to CKIN0 bits = 010) in the control register	. 17
Figure 5 - Input Timing when (CKIN2 to CKIN0 bits = 001) in the control register	. 17
Figure 6 - Input Timing when (CKIN2 to CKIN0 bits = 000) in the control register	. 18
Figure 7 - ST-BUS Input Timing for Various Input Data Rates.	. 19
Figure 8 - FPo0 and CKo0 Output Timing when the CKFP0 bit = 0	. 21
Figure 9 - FPo0 and CKo0 Output Timing when the CKFP0 bit = 1	. 21
Figure 10 - FPo1 and CKo1 Output Timing when the CKFP1 bit = 0	. 21
Figure 11 - FPo1 and CKo1 Output Timing when the CKFP1 bit = 1	. 21
Figure 12 - FPo2 and CKo2 Output Timing when the CKFP2 bit = 0	. 22
Figure 13 - FPo2 and CKo2 Output Timing when the CKFP2 bit = 1	. 22
Figure 14 - ST-BUS Output Timing for Various Output Data Rates	. 23
Figure 15 - Input Channel Delay Timing Diagram	. 24
Figure 16 - Input Bit Delay Timing Diagram	
Figure 17 - Output Channel Delay Timing Diagram	. 25
Figure 18 - Output Bit Delay Timing Diagram	
Figure 19 - Fractional Output Bit Advancement Timing Diagram	. 26
Figure 20 - Example: External High Impedance Control Timing	
Figure 21 - Data Throughput Delay when input and output channel delay are disabled for Input Ch0 switched	
Output Ch0	. 29
Figure 22 - Data Throughput Delay when input channel delay is enabled and output channel delay is disabled	l for
Input Ch0 switched to Output Ch0	
Figure 23 - Data Throughput Delay when input channel delay is disabled and output channel delay is enabled	l for
Input Ch0 switch to Output Ch0	. 29
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched	. 29 to
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched Output Ch0	29 to 30
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched Output Ch0 Figure 25 - DPLL Functional Block Diagram	29 to 30 36
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched Output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram	to 30 36 36
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module	29 to 30 36 36 37
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched Output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies	to 30 36 36 37 40
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched Output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram)	29 to 30 36 36 37 40 40
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched Output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit	29 to 30 36 36 36 37 40 40 42
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit	29 to 30 36 36 36 37 40 40 42 43
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit Figure 31 - External Clock Oscillator Circuit Figure 32 - Frame Pulse Input and Clock Input Timing Diagram	29 to 30 36 36 37 40 40 42 43 69
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit Figure 31 - External Clock Oscillator Circuit Figure 32 - Frame Pulse Input and Clock Input Timing Diagram Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation	
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit Figure 31 - External Clock Oscillator Circuit Figure 32 - Frame Pulse Input and Clock Input Timing Diagram Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation Figure 34 - Frame Boundary Timing with Input Frame Pulse (cycle-to-cycle) Variation	
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit Figure 31 - External Clock Oscillator Circuit Figure 32 - Frame Pulse Input and Clock Input Timing Diagram Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation Figure 34 - Frame Boundary Timing with Input Frame Pulse (cycle-to-cycle) Variation Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected	
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit Figure 31 - External Clock Oscillator Circuit Figure 32 - Frame Pulse Input and Clock Input Timing Diagram Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation Figure 34 - Frame Boundary Timing with Input Frame Pulse (cycle-to-cycle) Variation Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected Figure 36 - Reference Input Timing Diagram when the input frequency = 8kHz	
Input Ch0 switch to Output Ch0 . Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 . Figure 25 - DPLL Functional Block Diagram . Figure 26 - Skew Control Circuit Diagram . Figure 27 - Block Diagram of the PLL Module . Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies . Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) . Figure 30 - Crystal Oscillator Circuit . Figure 31 - External Clock Oscillator Circuit . Figure 32 - Frame Pulse Input and Clock Input Timing Diagram . Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation . Figure 34 - Frame Boundary Timing with Input Frame Pulse (cycle-to-cycle) Variation . Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected . Figure 37 - Reference Input Timing Diagram when the input frequency = 8kHz . Figure 37 - Reference Input Timing Diagram when the input frequency = 2.048MHz .	
Input Ch0 switch to Output Ch0 . Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 . Figure 25 - DPLL Functional Block Diagram . Figure 26 - Skew Control Circuit Diagram . Figure 27 - Block Diagram of the PLL Module . Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies . Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) . Figure 30 - Crystal Oscillator Circuit . Figure 31 - External Clock Oscillator Circuit . Figure 32 - Frame Pulse Input and Clock Input Timing Diagram . Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation . Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected . Figure 36 - Reference Input Timing Diagram when the input frequency = 8kHz . Figure 37 - Reference Input Timing Diagram when the input frequency = 1.544Hz . Figure 38 - Reference Input Timing Diagram when the input frequency = 1.544Hz .	. 29 to . 30 . 36 . 37 . 40 . 42 . 43 . 69 . 70 . 71 . 72 . 72 . 72
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched : Output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit Figure 31 - External Clock Oscillator Circuit Figure 32 - Frame Pulse Input and Clock Input Timing Diagram Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected Figure 37 - Reference Input Timing Diagram when the input frequency = 8kHz Figure 38 - Reference Input Timing Diagram when the input frequency = 1.544Hz Figure 39 - Input and Output Frame Boundary Offset	. 29 to . 30 . 36 . 37 . 40 . 42 . 42 . 43 . 69 . 70 . 71 . 72 . 72 . 72 . 73
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched output Ch0 Figure 25 - DPLL Functional Block Diagram Figure 26 - Skew Control Circuit Diagram Figure 27 - Block Diagram of the PLL Module Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) Figure 30 - Crystal Oscillator Circuit Figure 31 - External Clock Oscillator Circuit Figure 32 - Frame Pulse Input and Clock Input Timing Diagram Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected Figure 37 - Reference Input Timing Diagram when the input frequency = 8kHz Figure 38 - Reference Input Timing Diagram when the input frequency = 1.544Hz Figure 39 - Input and Output Frame Boundary Offset Figure 40 - FPo0 and CKo0 Timing Diagram	. 29 to . 30 . 36 . 37 . 40 . 40 . 42 . 43 . 69 . 70 . 71 . 72 . 72 . 72 . 73 . 74
Input Ch0 switch to Output Ch0 Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched Output Ch0 . Figure 25 - DPLL Functional Block Diagram . Figure 26 - Skew Control Circuit Diagram . Figure 27 - Block Diagram of the PLL Module . Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies . Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) . Figure 30 - Crystal Oscillator Circuit . Figure 31 - External Clock Oscillator Circuit . Figure 32 - Frame Pulse Input and Clock Input Timing Diagram . Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation . Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected . Figure 36 - Reference Input Timing Diagram when the input frequency = 8kHz . Figure 37 - Reference Input Timing Diagram when the input frequency = 1.544Hz . Figure 39 - Input and Output Frame Boundary Offset . Figure 39 - Input and CKo0 Timing Diagram . Figure 40 - FPo0 and CKo0 Timing Diagram .	. 29 to . 30 . 36 . 37 . 40 . 40 . 40 . 40 . 40 . 40 . 40 . 40
Input Ch0 switch to Output Ch0	. 29 to . 30 . 36 . 36 . 37 . 40 . 40 . 40 . 40 . 40 . 40 . 40 . 40
Input Ch0 switch to Output Ch0 . Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched Output Ch0 . Figure 25 - DPLL Functional Block Diagram . Figure 26 - Skew Control Circuit Diagram . Figure 27 - Block Diagram of the PLL Module . Figure 29 - DetL Jitter Transfer Function Diagram - wide range of frequencies . Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram) . Figure 30 - Crystal Oscillator Circuit . Figure 31 - External Clock Oscillator Circuit . Figure 32 - Frame Pulse Input and Clock Input Timing Diagram . Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation . Figure 34 - Frame Boundary Timing with Input Frame Pulse (cycle-to-cycle) Variation . Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected . Figure 37 - Reference Input Timing Diagram when the input frequency = 8kHz . Figure 38 - Reference Input Timing Diagram when the input frequency = 1.544Hz . Figure 39 - Input and Output Frame Boundary Offset . Figure 40 - FPo0 and CKo0 Timing Diagram . Figure 41 - FPo1 and CKo1 Timing Diagram . Figure 43 - ST-BUS Inputs (STi0 - 15) Timing Diagram .	. 29 to . 30 . 36 . 37 . 40 . 40 . 42 . 43 . 69 . 70 . 71 . 72 . 72 . 72 . 72 . 73 . 74 . 75 . 76 . 77
Input Ch0 switch to Output Ch0	. 29 to . 30 . 36 . 37 . 40 . 42 . 43 . 69 . 70 . 71 . 72 . 72 . 72 . 72 . 72 . 73 . 74 . 75 . 76 . 77 . 78

List of Figures

Figure 46 - Output Driver Enable (ODE)	. 79
Figure 47 - Motorola Non-Multiplexed Bus Timing.	. 81
Figure 48 - JTAG Test Port Timing Diagram	. 81
Figure 49 - Reset Pin Timing Diagram	. 81

List of Tables

Table 1 - FPi and CKi input programming	17
Table 2 - FPo0 and CKo0 output programming	20
Table 3 - FPo1 and CKo1 output programming	20
Table 4 - FPo2 and CKo2 output programming	20
Table 5 - Variable Range for Input Streams	28
Table 6 - Variable Range for Output Streams.	28
Table 7 - Data Throughput Delay	
Table 8 - Connection Memory in Block Programming Mode	
Table 9 - Definition of the Four Quadrant Frames	33
Table 10 - Quadrant Frame 0 LSB Replacement.	33
Table 11 - Quadrant Frame 1 LSB Replacement	
Table 12 - Quadrant Frame 2 LSB Replacement.	
Table 13 - Quadrant Frame 3 LSB Replacement. Image: Comparison of the second seco	
Table 14 - DPLL Operating Mode Settings	
Table 15 - Address Map for Device Specific Registers	45
Table 16 - Control Register (CR) Bits.	
Table 17 - Internal Mode Selection (IMS) Register Bits	
Table 18 - BER Start Receiving Register (BSRR) Bits	
Table 19 - BER Length Register (BLR) Bits	
Table 20 - BER Count Register (BCR) Bits	
Table 21 - DPLL Operation Mode (DOM) Register Bits Operation Mode (DOM)	
Table 22 - DPLL Output Adjustment (DPOA) Register Bits	
Table 23 - DPLL House Keeping (DHKR) Register Bits.	
Table 24 - Stream Input Control Register 0 to 7 (SICR0 to SICR7)	
Table 25 - Stream Input Control Register 8 to 15 (SICR8 to SICR15)	
Table 26 - Stream Input Delay Register 0 to 7 (SIDR0 to SIDR7)	
Table 27 - Stream Input Delay Register 8 to 15 (SIDR8 to SIDR15)	
Table 28 - Stream Output Control Register 0 to 7 (SOCR0 to SOCR7)	
Table 29 - Stream Output Control Register 8 to 15 (SOCR8 to SOCR15)	
Table 30 - Stream Output Offset Register 0 to 7 (SOOR0 to SOOR7).	
Table 31 - Stream Output Offset Register 8 to 15 (SOOR8 to SOOR15).	
Table 32 - Address Map for Memory Locations (512x512 DX, MSB of address = 1)	
Table 33 - Connection Memory Bit Assignment when the CMM bit = 0	
Table 34 - Connection Memory Bits Assignment when the CMM bit = 1	66



PINOUT DIAGRAM: (as viewed through top of package)

A1 corner identified by metallized marking, mould indent, ink dot or right-angled corner

1	1	2	3	4	5	6	7	8	9	10	11	12
A	ODE	FPo2	FPo0	ICONN 1	IC1	IC0	XTALi	XTALo	TM1	CKi	TDi	тск
В	CKo2	CKo1	FPo1	CKo0	IC3	IC2	CLK BYPS	VDD_ APLL	SG1	FPi	TRST	TMS
С	STo2	STo1	STOHZ 0	REF	NC	NC	IC4	NC2	NC1	TM2	TDo	STi15
D	STo3	STo0	STOHZ 1	VSS	VDD	VDD	VDD	VSS_ APLL	VSS	STi8	RESET	STi14
E	STo5	STo4	STOHZ 3	STOHZ 2	VSS	VSS	VSS	VSS	VDD	STi9	STi13	STi12
F	STo6	STo7	STOHZ 4	VDD	VSS	VSS	VSS	VSS	VDD	STi7	STi10	STi11
G	STOHZ 6	STOHZ 7	STOHZ 5	VDD	VSS	VSS	VSS	VSS	STi1	STi6	STi5	STi4
Н	STo9	STo10	STo8	VDD	VSS	VSS	VSS	VSS	STi0	DS	STi2	STi3
J	STo11	STOHZ 11	STOHZ 8	VSS	D2	VDD	VDD	VDD	A10	A9	A8	A11
к	STOHZ 9	STOHZ 15	STo15	STOHZ 13	D1	D5	CS	D10	D11	A5	A4	A7
L	STOHZ 10	STo12	STo13	D3	D15	D4	D7	D12	D14	A2	A3	A6
М	STo14	STOHZ 12	STOHZ 14	D0	DTA	D6	D8	D9	D13	A0	A1	R/W

Figure 3 - 13mm x 13mm 144 Ball LBGA Pinout Diagram

Pin Description

LQFP Pin Number	LBGA Ball Number	Name	Description	
10, 23, 33, 43, 48, 58, 68, 78, 92, 102, 113, 127, 136, 146, 156	D5, D6, D7 E9 F4, F9 G4 H4 J6, J7, J8	V _{DD}	Power Supply for the device: +3.3V	
9, 18, 21, 32, 38, 47, 57, 67, 77, 91, 101, 112, 126, 135, 145, 155	D4, D9 E5, E6, E7, E8 F5, F6, F7, F8 G5, G6, G7, G8 H5, H6, H7, H8 J4	V _{ss} (GND)	Ground.	
3	B12	TMS	Test Mode Select (3.3V Tolerant Input with internal pull-up): JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.	
4	A12	ТСК	Test Clock (5V Tolerant Input): Provides the clock to the JTAG test logic.	
5	B11	TRST	Test Reset (3.3V Tolerant Input with internal pull-up): Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.	
6	A11	TDi	Test Serial Data In (3.3V Tolerant Input with internal pull-up): JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.	
7	B10	FPi	ST-BUS Frame Pulse Input (5V Tolerant Input): This pin accepts the frame pulse which stays low for 61ns, 122ns or 244ns at the frame boundary. The frame pulse associating with the highest input data rate has to be applied to this pin. The frame pulse frequency is 8kHz. The device also accepts positive frame pulse if the FPINP bit is high in the Internal Mode Selection register.	

LQFP Pin Number	LBGA Ball Number	Name	Description	
8	A10	СКі	ST-BUS Clock Input (5V Tolerant Input): This pin accepts a 4.096MHz, 8.192MHz or 16.384MHz clock. The input clock frequency has to be equal to or greater than twice of the highest input data rate. The clock falling edge defines the input frame boundary. The device also allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Internal Mode Selection register.	
11	В9	SG1	APLL Test Control (3.3V Input with internal pull-down): For normal operation, this input MUST be low.	
12	A9	TM1	APLL Test Pin 1: For normal operation, this input MUST be low.	
13	C10	TM2	APLL Test Pin 2: For normal operation, this input MUST be low.	
14, 15	C9, C8	NC1, NC2	No Connection: These pins MUST be left unconnected.	
16	D8	V _{ss_APLL}	Ground for the APLL Circuit.	
17	B8	V _{DD_APLL}	Power Supply for the on-chip Analog Phase Lock Loop (APLL) Circuit: +3.3V	
19	A8	XTALo	Oscillator Clock Output (3.3V Output). This pin is connected to a 20MHz crystal (see Figure 30 on page 42), or it is left unconnected if a clock oscillator is connected to the XTALi pin (see Figure 31 on page 43). If the device is to be used in DPLL Bypass mode only, the crystal or clock oscillator can be omitted, in which case this pin must be left unconnected.	
20	A7	XTALi	Oscillator Clock Input (3.3V Input). This pin is connected to a 20MHz crystal (see Figure 30 on page 42), or it is connected to a clock oscillator (see Figure 31 on page 43). If the device is to be used in DPLL Bypass mode only, the crystal or clock oscillator can be omitted, in which case this pin must be held low.	
22	B7	CLKBYPS	Test Clock Input: For device testing only, in normal operation, this input MUST be low.	
24 - 28	A6, A5, B6, B5, C7	IC0 - 4	Internal connection (3.3V Tolerant Inputs with internal pull-down): In normal mode, these pins must be low.	

LQFP Pin Number	LBGA Ball Number	Name	Description
30	C4	REF	Reference Input (5V Tolerant Input): This pin accepts an 8kHz, 1.544MHz or 2.048MHz timing reference. It is used as one of the references for the DPLL in the Master mode. This pin is ignored in the DPLL Bypass Mode.When this pin is not in use, it is required to be driven high or low by connecting it to Vdd or ground through an external pull-up resistor or external pull-down resistor.
31	A4	ICONN1	Internal Connection: In normal mode, this pin must be low.
34	A3	FPo0	ST-BUS Frame Pulse Output 0 (5V Tolerance Three-state Output): ST-BUS frame pulse output which stays low for 244ns or 122ns at the output frame boundary. Its frequency is 8KHz. The polarity of this signal can be changed using the Internal Mode Selection register.
35	B4	CKo0	ST-BUS Clock Output 0 (5V Tolerant Three-state Output): A 4.094MHz or 8.192MHz clock output. The clock falling edge defines the output frame boundary. The polarity of this signal can be changed using the Internal Mode Selection register.
36	В3	FPo1	ST-BUS Frame Pulse Output 1 (5V Tolerant Three-state Output): ST-BUS frame pulse output which stays low for 61ns or 122ns at the output frame boundary. Its frequency is 8KHz. The polarity of this signal can be changed using the Internal Mode Selection register.
37	B2	CK01	ST-BUS Clock Output 1 (5V Tolerant Three-state Output): A 16.384MHz or 8.192MHz clock output. The clock falling edge defines the output frame boundary. The polarity of this signal can be changed using the Internal Mode Selection register.
44	A2	FPo2	ST-BUS Frame Pulse Output 2 (5V Tolerant High Speed Three-state Output): ST-BUS frame pulse output which stays low for 30ns or 61ns at the frame boundary. Its frequency is 8KHz. The polarity of this signal can be changed using the Internal Mode Selection register.
45	B1	CKo2	ST-BUS Clock Output 2 (5V Tolerant High Speed Three-state Output): A 32.768MHz or 16.384MHz clock output. The clock falling edge defines the output frame boundary. The polarity of this signal can be changed using the Internal Mode Selection register.

LQFP Pin Number	LBGA Ball Number	Name	Description
46	A1	ODE	Output Drive Enable (5V Tolerant Input): This is the asynchronously output enable control for the STo0 - 15 and the output driven high control for the STOHZ 0 - 15 serial outputs. When it is high, the STo0 - 15 and STOHZ 0 - 15 are enabled. When it is low, the STo0 - 15 are in the high impedance state and the STOHZ 0 - 15 are driven high.
49 - 52 59 - 62 69 - 72 83 - 86	D2, C2, C1, D1 E2, E1, F1, F2 H3, H1, H2, J1 L2, L3, M1, K3	STo0 - 3 STo4 - 7 STo8 - 11 STo12 - 15	Serial Output Streams 0 to 15 (5V Tolerant Three-state Outputs): The data rate of these output streams can be selected independently using the stream control output registers. In the 2.048Mb/s mode, these pins have serial TDM data streams at 2.048 Mb/s with 32 channels per stream. In the 4.096Mb/s mode, these pins have serial TDM data streams at 4.096 Mb/s with 64 channels per stream. In the 8.192Mb/s mode, these pins have serial TDM data streams at 8.192 Mb/s with 128 channels per stream.
53 - 56 63 - 66 73 - 76 87 - 90	C3, D3, E4, E3 F3, G3, G1, G2 J3, K1, L1, J2 M2, K4, M3, K2	STOHZ 0 - 3 STOHZ 4 - 7 STOHZ 8 - 11 STOHZ 12 -15	Serial Output Streams High Impedance Control 0 to 15 (5V Tolerant Three-state Outputs): These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STo channel is active, the STOHZ drives low for the duration of the corresponding output channel.
93 - 96 97 - 100 103 - 106 107 - 110	M4, K5, J5, L4 L6, K6, M6, L7 M7, M8, K8, K9 L8, M9, L9, L5	D0 - D3 D4 - D7 D8 - D11 D12 - D15	Data Bus 0 - 15 (5V Tolerant I/Os): These pins form the 16-bit data bus of the microprocessor port.
111	M5	DTA	Data Transfer Acknowledgment (5V Tolerant Three-state Output): This active low output indicates that a data bus transfer is complete. A pull-up resistor is required to hold this pin at HIGH level.
114	K7	CS	Chip Select (5V Tolerant Input): Active low input used by the microprocessor to enable the microprocessor port access.
115	M12	R/W	Read/Write (5V Tolerant Input): This input controls the direction of the data bus lines (D0-D15) during a microprocessor access.

LQFP Pin Number	LBGA Ball Number	Name	Description
116	H10	DS	Data Strobe (5V Tolerant Input): This active low input works in conjunction with \overline{CS} to enable the microprocessor port read and write operations.
117, 118 123 - 125 128 - 130 131 - 134	M10, M11 L10, L11, K11 K10, L12, K12 J11, J10, J9, J12	A0 - A1 A2 - A4 A5 - A7 A8 - A11	Address 0 - 11 (5V Tolerant Inputs): These pins form the 12-bit address bus to the internal memories and registers.
137 - 139 140 - 142 143, 144 147 - 149 150 - 152 153, 154	H9, G9, H11 H12, G12, G11 G10, F10 D10, E10, F11 F12, E12, E11 D12, C12	STi0 - 2 STi3 - 5 STi6 - 7 STi8 - 10 STi11- 13 STi14 - 15	Serial Input Streams 0 to 15 (5V Tolerant Inputs): The data rate of these input streams can be selected independently using the stream input control registers. In the 2.048Mb/s mode, these pins accept serial TDM data streams at 2.048 Mb/s with 32 channels per stream. In the 4.096Mb/s mode, these pins accept serial TDM data streams at 4.096 Mb/s with 64 channels per stream. In the 8.192Mb/s mode, these pins accept serial TDM data streams at 8.192 Mb/s with 128 channels per stream. Unused serial input pins are required to connect to either Vdd or ground, through an external pull-up resistor or external pull-down resistor.
157	D11	RESET	Device Reset (5V Tolerant Input): This input (active LOW) puts the device in its reset state that disables the STO0 - 15 drivers and drives the STOHZ 0 - 15 outputs to high. It also clears the device registers and internal counters. To ensure proper reset action, the reset pin must be low for longer than 1ms. Upon releasing the reset signal to the device, the first microprocessor access can take place after 600µs due to the time required to stabilize the APLL and crystal oscillator blocks from the power down state.
158	C11	TDo	Test Serial Data Out (3V Tolerant Three-state Output): JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
1, 2, 29, 39 - 42, 79 - 82, 119 - 122, 159, 160	C5, C6	NC	No Connection Pins. These pins are not connected to the device internally.

1.0 Device Overview

The device uses the ST-BUS input frame pulse and the ST-BUS input clock to define the input frame boundary and timing for the ST-BUS input streams with various data rates (2.048Mb/s, 4.096Mb/s and/or 8.192Mb/s). The output frame boundary is defined by the output frame pulses and the output clock timing for the ST-BUS output streams with various data rates (2.048Mb/s, 4.096Mb/s and/or 8.192Mb/s).

By using Zarlink's message mode capability, microprocessor data can be broadcast to the data output streams on a per channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS devices.

The on chip DPLL can be operated in 1 of 3 modes: Master, Freerun or Bypass. In Master mode, the DPLL can be used as a system's timing source to provide ST-BUS clocks and frame pulses which are synchronized to the network. In Freerun mode, the DPLL can be used to provide system ST-BUS timing which is independent of the network. In Bypass mode, the DPLL is completely bypassed and the device operates entirely from system timing provided by the input ST-BUS clock and frame pulse. An external 20.000MHz crystal or clock oscillator is required in Master and Freerun modes. The DPLL intrinsic jitter is 6.25ns peak to peak.

In Master mode, the DPLL is synchronized to either the REF input or to an internal 8kHz signal derived from the input ST-BUS clock and frame pulse. The REF input accepts an 8kHz, 1.544MHz or 2.048MHz network timing reference signal. The DPLL also provides reference monitor and jitter attenuation functions. The DPLL output is an internal high speed clock from which output ST-BUS clock and frame pulses are generated.

A non-multiplexed microprocessor port allows users to program the device with various operating modes and switching configurations. Users can use the microprocessor port to perform register read/write, connection memory read/write and data memory read operations. The microprocessor port has a 12-bit address bus, a 16-bit data bus and four control signals.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

2.0 Functional Description

A functional block diagram of the ZL50011 is shown in Figure 1 on page 1.

2.1 ST-BUS Input Data Rate and Input Timing

The device has sixteen ST-BUS serial data inputs. Any of the sixteen inputs can be programmed to accept different data rates, namely, 2.048Mb/s, 4.096Mb/s or 8.192Mb/s.

2.1.1 ST-BUS Input Operation Mode

Any ST-BUS input can be programmed to accept the 2.048Mb/s, 4.096Mb/s or 8.192Mb/s data using Bit 0 to 2 in the stream input control registers, SICR0 to SICR15 as shown in Table 24 on page 55 and Table 25 on page 57.

The maximum number of input channels is 512 channels. External pull-up or pull-down resistors are required for any unused ST-BUS inputs.

2.1.2 Frame Pulse Input and Clock Input timing

The frame pulse input FPi accepts the frame pulse used for the **highest** input data rate. The frame pulse is an 8kHz input signal which stays low for 244ns, 122ns or 61ns for the input data rate of 2.048Mb/s, 4.096Mb/s or 8.192Mb/s respectively. The frequency of CKi must be twice the highest data rate. For example, if users present the ZL50011 with 2.048Mb/s and 8.192Mb/s input data, the device should be programmed to accept the input clock of 16.384MHz and the frame pulse which stays low for 61ns.

Users have to program the CKIN2 - 0 bits in the Control Register (CR), for the width of the frame pulse low cycle and the frequency of the input clock. See Table 1 for the programming of the CKIN0, CKIN1 and CKIN2 bits in the Control Register.

CKIN2 - 0 bits	FPi Low Cycle	CKi	Highest Input Data Rate
000	61ns	16.384MHz	8.192Mb/s
001	122ns	8.192MHz	4.096Mb/s
010	244ns	4.096MHz	2.048Mb/s
011 - 111	Reser		

Table 1 - FPi and CKi input programming

The device also accepts positive or negative input frame pulse and ST-BUS input clock formats via the programming of the FPINP and CKINP bits in the Internal Mode Selection (IMS) register. By default, the device accepts the negative input clock format.

Figure 4, Figure 5 and Figure 6 describe the usage of CKIN2 - 0, FPINP and CKINP in the Internal Mode Selection (IMS) register:




Figure 4 - Input Timing when (CKIN2 to CKIN0 bits = 010) in the control register




Figure 5 - Input Timing when (CKIN2 to CKIN0 bits = 001) in the control register




Figure 6 - Input Timing when (CKIN2 to CKIN0 bits = 000) in the control register

2.1.3 ST-BUS Input Timing

When the negative input frame pulse and negative input clock formats are used, the input frame boundary is defined by the falling edge of the CKi input clock while the FPi is low. When the input data rate is 2.048Mb/s, 4.096Mb/s or 8.192Mb/s, there are 32, 64 or 128 channels per every ST-BUS frame respectively. Figure 7 shows the details:




Figure 7 - ST-BUS Input Timing for Various Input Data Rates

2.2 ST-BUS Output Data Rate and Output Timing

The device has sixteen ST-BUS serial data outputs. Any of the sixteen outputs can be programmed to deliver different data rates at 2.048Mb/s, 4.096Mb/s or 8.192Mb/s.

2.2.1 ST-BUS Output Operation Mode

Any ST-BUS output can be programmed to deliver the data at 2.048Mb/s, 4.096Mb/s or 8.192Mb/s mode using Bit 0 to 2 in the Stream Output Control Register, SOCR0 to SOCR15 as shown in Table 28 on page 61 and Table 29 on page 62.

2.2.2 Frame Pulse Output and Clock Output Timing

The device offers three frame pulse outputs, FPo0, FPo1 and FPo2. All output frame pulses are 8kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, CKo1 or CKo2 output clocks while the FPo0, FPo1 or FPo2 output frame pulse goes low respectively.

In addition to the default settings, users can also select different output frame pulse low cycles and output clock frequencies by programming the CKFP0, CKFP1 and CKFP2 bits in the Control Register. See Table 2, Table 3 and Table 4 for the bit usage in the Control Register:

CKFP0	FPo0 Low Cycle	CK00
0	244ns	4.096MHz
1	122ns	8.192MHz

Table 2 - FPo0 and CKo0 output programming

CKFP1	FPo1	CKo1
0	61ns	16.384MHz
1	122ns	8.192MHz

Table 3 - FPo1 and CKo1 output programming

CKFP2	FPo2	CKo2
0	30ns	32.768MHz
1	61ns	16.384MHz

Table 4 - FPo2 and CKo2 output programming

The device also delivers positive or negative output frame pulse and ST-BUS output clock formats via the programming of the FP0P, FP1P, FP2P, CK0P, CK1P and CK2P bits in the Internal Mode Selection (IMS) register. By default, the device delivers the negative output frame pulse and negative output clock formats.

Figure 8 to Figure 13 describe the usage of the CKFP0, CKFP1, CKFP2, FP0P, FP1P, FP2P, CK0P, CK1P and CK2P in the Control Register and Internal Mode Selection Register:




Figure 8 - $\overline{FPo0}$ and $\overline{CKo0}$ Output Timing when the CKFP0 bit = 0




Figure 9 - FPo0 and CKo0 Output Timing when the CKFP0 bit = 1




Figure 10 - FPo1 and CKo1 Output Timing when the CKFP1 bit = 0




Figure 11 - FPo1 and CKo1 Output Timing when the CKFP1 bit = 1




Figure 12 - $\overline{PPO2}$ and $\overline{CKO2}$ Output Timing when the CKFP2 bit = 0




Figure 13 - FPo2 and CKo2 Output Timing when the CKFP2 bit = 1

2.2.3 ST-BUS Output Timing

By default, the output frame boundary is defined by the falling edge of the CK00, CK01 or CK02 output clock while the FP00, FP01 or FP02 output frame pulse goes low respectively. When the output data rates are 2.048Mb/s, 4.096Mb/s and 8.192Mb/s, there are 32, 64 or 128 output channels per every ST-BUS frame respectively. Figure 14 describes the details.




Figure 14 - ST-BUS Output Timing for Various Output Data Rates

2.3 Serial Data Input Delay and Serial Data Output Offset

Various registers are provided to adjust the input and output delays for every input and every output data stream. The input and output channel delay can vary from 0 to 31, 0 to 63 and 0 to 127 channel(s) for the 2.048Mb/s, 4.096Mb/s and 8.192Mb/s modes respectively.

The input and output bit delay can vary from 0 to 7 bits. The fractional input bit delay can vary from 1/4, 1/2, 3/4 to 4/4 bit. The fractional output bit advancement can vary from 0, 1/4, 1/2 to 3/4 bit.

2.3.1 Input Channel Delay Programming

This feature allows each input stream to have a different input frame boundary with respect to the input frame boundary defined by the FPi and CKi. By default, all input streams have channel delay of zero such that Ch0 is the first channel that appears after the input frame boundary (see Figure 15).

The input channel delay programming is enabled by setting Bit 3 to 9 in the Stream Input Delay Register (SIDR). The input channel delay can vary from 0 to 31, 0 to 63 and 0 to 127 for the 2.048Mb/s, 4.096Mb/s and 8.192Mb/s modes respectively.




Figure 15 - Input Channel Delay Timing Diagram


2.3.2 Input Bit Delay Programming

In addition to the input channel delay programming, the input bit delay programming feature provides users with more flexibility when designing the switch matrices at high speed, in which the delay lines are easily created on PCM highways which are connected to the switch matrix cards.

By default, all input streams have zero bit delay such that Bit 7 is the first bit that appears after the input frame boundary, see Figure 16. The input delay is enabled by Bit 0 to 2 in the Stream Input Delay Registers (SIDR). The input bit delay can vary from 0 to 7 bits.

2.3.3 Fractional Input Bit Delay Programming

In addition to the input bit delay feature, the device allows users to change the sampling point of the input bit. By default, the sampling point is at 3/4 bit. Users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position by programming Bit 3 and 4 of the Stream Input Control Registers (SICR).





2.3.4 Output Channel Delay Programming

This feature allows each output stream to have a different output frame boundary with respect to the output frame boundary defined by the output frame pulse (FPo0, FPo1 and FPo2) and the output clock (CKo0, CKo1 or CKo2). By default, all output streams have zero channel delay such that Ch 0 is the first channel that appears after the output frame boundary as shown in Figure 17. Different output channel delay can be set by programming Bit 5 to 11 in the Stream Output Offset Registers (SOOR). The output channel delay can vary from 0 to 31, 0 to 63 and 0 to 127 for the 2.048Mb/s, 4.096Mb/s and 8.192Mb/s modes respectively.




Figure 17 - Output Channel Delay Timing Diagram

2.3.5 Output Bit Delay Programming

This feature is used to delay the output data bit of individual output streams with respect to the output frame boundary. Each output stream can have its own bit delay value.

By default, all output streams have zero bit delay such that Bit 7 is the first bit that appears after the output frame boundary (see Figure 18 on page 26). Different output bit delay can be set by programming Bit 2 to 4 in the Stream Output Offset Registers. The output bit delay can vary from 0 to 7 bits.




Figure 18 - Output Bit Delay Timing Diagram

2.3.6 Fractional Output Bit Advancement Programming

In addition to the output bit delay, the device is also capable of performing fractional output bit advancement. This feature offers a better resolution for the output bit delay adjustment. The fractional output bit advancement is useful in compensating for various parasitic loadings on the serial data output pins.

By default, all output streams have zero fractional bit advancement such that Bit 7 is the first bit that appears after the output frame boundary as shown in Figure 19. The fractional output bit advancement is enabled by Bit 0 to 1 in the Stream Output Offset Registers. The fractional bit advancement can vary from 0, 1/4, 1/2 or 3/4 bit.




Figure 19 - Fractional Output Bit Advancement Timing Diagram

2.3.7 External High Impedance Control, STOHZ 0 to 15

The STOHZ 0 to 15 outputs are provided to control the external tristate ST-BUS drivers for per-channel high impedance operations. The STOHZ outputs are sent out in 32, 64 or 128 timeslots corresponding to the output channels for 2.048Mb/s, 4.096Mb/s and 8.192Mb/s output streams respectively. Each control timeslot lasts for one channel time.

When the ODE pin is high, the STOHZ 0 - 15 are enabled. When the ODE pin or the RESET pin is low, the STOHZ 0 - 15 are driven high. STOHZ outputs are also driven high if their corresponding ST-BUS outputs are not in use.

Figure 20 gives an example when channel 2 of a given ST-BUS output is programmed in the high impedance state, the corresponding STOHZ pin drives high for one channel time at the channel 2 timeslot.

By default, the output timing of the STOHZ signals follow the same timing as their corresponding STo signals including any user-programmed output channel and bit delay and fractional bit advancement. In addition, the device allows users to advance the STOHZ signals from their default positions to a maximum of four 15.2ns steps (or four 1/4 bit steps) using Bit 3 to 5 of the Stream Output Control Register (SOCR). Bit 6 in the Stream Output Control Register selects the step resolution as 15.2ns or 1/4 data bit. The additional advancement feature allows the STOHZ signals to better match the high impedance timing required by the external ST-BUS drivers.

When the device is in DPLL Master mode (or Freerun mode) and the additional STOHZ advancement is set to zero, there is no phase difference between the STo0 - 15 and the STOHZ 0 to 15. When the device is in DPLL Master mode (or Freerun mode) and the additional STOHZ advance is **not** zero, the phase correction of 6.25ns could happen between the STo0 - 15 and STOHZ 0 to 15 because these outputs are clocked by various internal clock edges and the DPLL output has the intrinsic jitter of 6.25ns.

When the device is in the DPLL Bypass Mode, there is no phase correction between the STo0 -15 of the STOHZ 0 - 15 regardless whether the additional STOHZ advancement is enabled or disabled.




Figure 20 - Example: External High Impedance Control Timing

2.4 Data Delay Through The Switching Paths

To maintain the channel integrity in the constant delay mode, the usage of the input channel delay and output channel delay modes affect the data delay through various switching paths due to additional data buffers. The usage of these data buffers is enabled by the input and output channel delay bits (STIN#CD6-0 and STO#CD6-0) in the Stream Input Delay and Stream Output Offset Registers. However, the input and output bit delay or the input and output fractional bit offset have no impact on the overall data throughput delay.

In the following paragraphs, the data throughput delay (T) is expressed as a function of ST-BUS frames, input channel number (m), output channel number (n), input channel delay (α) and output channel delay (β). Table 5 describes the variable range for input streams and Table 6 describes the variable range for output streams. Table 7 summarizes the data throughput delay under various input channel and output channel delay conditions.

Input Stream Data Rate	Input Channel Number (m)	Possible Input channel delay (α)
2Mb/s	0 to 31	1 to 31
4Mb/s	0 to 63	1 to 63
8Mb/s	0 to 127	1 to 127

 Table 5 - Variable Range for Input Streams

Output Stream Data Rate	Output Channel Number (m)	Possible Output channel delay (β)
2Mb/s	0 to 31	1 to 31
4Mb/s	0 to 63	1 to 63
8Mb/s	0 to 127	1 to 127

Table 6 - Variable Range for Output Streams

Input Channel Delay OFF	Input Channel Delay ON	Input Channel Delay OFF	Input Channel Delay ON
Output Channel Delay OFF	Output Channel Delay OFF	Output Channel Delay ON	Output Channel Delay ON
T = 2 frames + (n-m)	T = 3 frames - α + (n-m)	T = 2 frames + β + (n-m)	

Table 7 - Data Throughput Delay

By default, when the input channel delay and output channel delay are set to zero, the data throughput delay (T) is: T = 2 frames + (m-n). Figure 21 shows the throughput delay when the input Ch0 is switched to the output Ch0.




Figure 21 - Data Throughput Delay when input and output channel delay are disabled for Input Ch0 switched to Output Ch0

When the input channel delay is enabled and the output channel delay is disabled, the data throughput delay is: **T** = **3 frames** - α + (**m**-**n**). Figure 22 shows the data throughput delay when the input Ch0 is switched to the output Ch0.






Figure 22 - Data Throughput Delay when input channel delay is enabled and output channel delay is disabled for Input Ch0 switched to Output Ch0

When the input channel delay is disabled and the output channel delay is enabled, the throughput delay is: T = 2 frames + β + (m-n). Figure 23 shows the data throughput delay when the input Ch0 is switched to the output Ch0.





When the input channel delay and the output channel delay are enabled, the data throughput delay is: **T** = 3 frames - α + β + (m-n). Figure 24 shows the data throughput delay when the input Ch0 is switched to the output Ch0.




Figure 24 - Data Throughput Delay when input and output channel delay are enabled for Input Ch0 switched to Output Ch0

2.5 Connection Memory Description

The connection memory is 12-bit wide. There are 512 memory locations to support the ST-BUS serial outputs STo0-15. The address of each connection memory location corresponds to an output destination stream number and an output channel number. See Table 32 on page 65 for the connection memory address map.

When Bit 0 of the connection memory is **low**, Bit 1 to 7 define the source (input) channel address and Bit 8 to 11 define the source (input) stream address. Once the source stream and channel addresses are programmed by the microprocessor, the contents of the data memory at the selected address are switched to the mapped output stream and channel. See Table 33 on page 66 for details on the memory bit assignment when Bit 0 of the connection memory is low.

When Bit 0 of the connection memory is **high**, Bit 1 and 2 define the per-channel control modes of the output streams, the per-channel high impedance output control, the per-channel message and the per-channel BER test modes. In the message mode, the 8-bit message data located in Bit 3 to 10 of the connection memory will be transferred directly to the mapped output stream. See Table 34 on page 66 for details on the memory bit assignment when Bit 0 of the connection memory is high.

2.5.1 Connection Memory Block Programming

This feature allows fast initialization of the entire connection memory after power up. When block programming mode is enabled, the content of Bit 1 to 3 in the Internal Mode Selection (IMS) Register will be loaded into Bit 0 to 2 of all the 512 connection memory locations. The other bit positions of the connection memory will be loaded with zeros.

Memory block programming procedure:

(Assumption: The MBPE and MBPS bits are both low at the start of the procedure)

- Program Bit 1 to 3 (BPD0 to BPD2) in the IMS (Internal Mode Selection) register.
- Set the Memory Block Programming Enable (MBPE) bit in the Control Register to high to enable the block programming mode.
- Set the Memory Block Programming Start (MBPS) bit to high in the IMS Register to start the block programming. The BPD0 to BPD2 bits will be loaded into Bit 0 to 2 of the connection memory. The other bit positions of the connection memory will be loaded with zeros. The memory content after block programming is shown in Table 8.
- It takes 50µs for the connection memory to be loaded with the bit pattern defined by the BPD0 to BPD2 bits.
- After loading the bit pattern to the entire connection memory, the device will reset the MBPS bit to low, indicating that the process has finished.
- Upon completion of the block programming, set the MBPE bit from high to low to disable the block programming mode.

Note: Once the block programming is started, it can be terminated at any time prior to completion by setting the MBPS bit or the MBPE bit to low. If the MBPE bit is used to terminate the block programming before completion, users have to set the MBPS bit from high to low before enabling other device operation.

I	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0
L												

Table 8 - Connection Memory in Block Programming Mode

2.6 Bit Error Rate (BER) Test

The ZL50011 has one on-chip BER transmitter and one BER receiver. The transmitter can transmit onto a single STo output stream only. The transmitter provides a BER sequence (2^{15} -1 Pseudo Random Code) which can start from any channel in the frame and lasts from one channel up to one frame time (125 µs). The transmitter output channel(s) are specified by programming the connection memory location(s) corresponding to the channel(s) of the selected output stream: Bit 0 to 2 of the connection memory location(s) should be programmed to the BER test mode (see Table 34 on page 66).

Multiple connection memory locations can be programmed for BER test such that the BER patterns can be transmitted for several output channels which are consecutive. If the transmitting output channels are not consecutive, the BER receiver will not compare the bit patterns correctly.

The number of output channels which the BER transmitter occupies also has to be the same as the number of channels defined in the BER Length Register. The BER Length Register defines how many BER channels to be monitored by the BER receiver.

Registers used for setting up the BER test are as follows:

- Control Register (**CR**) The CBER bit is used to clear the bit error counter and the BER Count Register (BCR). The SBER bit is used to start or stop the BER transmitter and BER receiver.
- BER Start Receiving Register (**BSRR**) Defines the input stream and channel from where the BER sequence will start to be compared.
- · BER Length Register (BLR) Defines how many channels the sequence will last.
- BER Count Register (BCR) Contains the number of counted errors. When the error count reaches Hex
 FFFF, the bit error counter will stop so that it will not overflow. Consequently the BER Count Register will
 also stop at FFFF. The CBER bit in the Control Register is used to reset the bit error counter and the BER
 Count Register.

As described above, the SBER bit in the control register controls the BER transmitter and receiver. To carry out the BER test, users should set the SBER bit to zero to disable the BER transmitter during the programming of the connection memory for the BER test. When the BER transmitter is disabled, the transmitter output is all ones. Hence any output channel whose connection memory has been programmed to BER test mode will also output all ones. Upon the completion of programming the connection memory for the BER test, set the SBER bit to one to start the BER transmitter and receiver for the BER testing. They must be allowed to run for several frames (2 frames plus the network delay between STo and STi) before the BER receiver can correctly identify errors in the pattern. Thus after this time the bit error counter should be reset by using the CBER bit in the Control Register - set CBER to one then back to zero. From now on, the count will be the actual number of errors which occurred during the test. The count will stop at FFFF and the counter will not increment even if more errors occurred.

2.7 Quadrant frame programming

By programming the input stream control registers (SICR0 to 15), users can divide one frame of input data into four quadrant frames and can force the Least Significant Bit (LSB, bit 0 in Figure 7 on page 19) of every input channel in these quadrants into "1" for the bit robbed signaling purpose. The four quadrant frames are defined as shown in Table 9.

Data Rate	Quadrant 0	Quadrant 1	Quadrant 2	Quadrant 3
2.048 Mb/s	Ch 0 to 7	Ch 8 to 15	Ch 16 to 23	Ch 24 to 31
4.096 Mb/s	Ch 0 to 15	Ch 16 to 31	Ch 32 to 47	Ch 48 to 63
8.192 Mb/s	Ch 0 to 31	Ch 32 to 63	Ch 64 to 95	Ch 96 to 127

Table 9 - Definition of the Four Quadrant Frames

When a quadrant frame enable bit (STIN#QEN0, STIN#QEN1, STIN#QEN2 or STIN#QEN3) is set to high, the LSB of every input channels in the quadrant is forced to "1". See Table 10 to Table 13 for details:

STIN#QEN0	Action
1	Replace LSB of every channel in Quadrant 0 with "1"
0	No bit replacement occurs in Quadrant 0

Table 10 - Quadrant Frame 0 LSB Replacement

STIN#QEN1	Action
1	Replace LSB of every channel in Quadrant 1 with "1"
0	No bit replacement occurs in Quadrant 1

Table 11 - Quadrant Frame 1 LSB Replacement

STIN#QEN2	Action
1	Replace LSB of every channel in Quadrant 2 with "1"
0	No bit replacement occurs in Quadrant 2

Table 12 - Quadrant Frame 2 LSB Replacement

STIN#QEN3	Action
1	Replace LSB of every channel in Quadrant 3 with "1"
0	No bit replacement occurs in Quadrant 3

Table 13 - Quadrant Frame 3 LSB Replacement

2.8 Microprocessor Port

The device supports the non-multiplexed microprocessor. The microprocessor port consists of a 16-bit parallel data bus (D0 to 15), a 12-bit address bus (A0 to 11) and four control signals (\overline{CS} , \overline{DS} , $\overline{R/W}$ and \overline{DTA}). The parallel microprocessor port provides fast access to the internal registers, the connection and the data memories.

The 512 connection memory locations can be read or written via the 16-bit microprocessor port. On the other hand, the 512 data memory locations can only be read (but not written) from the microprocessor port.

For the connection memory write operation, D0 to 11 of the data bus will be used and D12 to 15 are ignored (D12 to 15 should be driven low). For the connection memory read operation, D0 to D11 will be used and D12 to D15 will output zeros. For the data memory read operation, D0 to D7 will be used and D8 to D15 will output zeros.

See Table 32 on page 65 for the address mapping of the data memory. Refer to Figure 47 on page 81 for the microprocessor port timing.

2.9 Digital Phase-Locked Loop (DPLL) Operation

The DPLL meets the requirements of Telcordia GR-1244-CORE stratum 4 specifications (stratum 4). It can be set into one of 3 operating modes: Master, Freerun or Bypass.

The input streams STi0-15 are always sampled with the ST-BUS input clock CKi. The ST-BUS input frame pulse FPi denotes the input frame boundary. The objective of the DPLL is to generate the high speed internal clock MCKTDM (see Figure 25 on page 36). MCKTDM provides timing for the TDM switching function and timing for the ST-BUS outputs. (In this context CK00-2, FP00-2, ST00-15 and STOHZ0-15 are collectively known as the ST-BUS outputs.)

- In Master mode, the DPLL synchronizes to the input timing reference to generate the internal clock MCKTDM. Typically the timing reference is from the network. The DPLL provides jitter attenuation function. The Master mode ST-BUS output clocks and frame pulses are synchronized to the network reference and can be used as a system's ST-BUS timing source.
- In Freerun mode, the DPLL is not synchronized to the timing reference. It synthesizes the internal clock MCKTDM based on the oscillator clock. Typically Freerun mode is used when a system's timing is independent of the network. In that case, the Freerun mode ST-BUS output clocks and frame pulses must be used as the system's ST-BUS timing source.
- In Bypass mode, the DPLL is completely bypassed. The Analog Phase-Locked Loop (APLL) synchronizes to the ST-BUS input clock CKi to generate the internal clock MCKTDM. Bypass mode is used when the system's ST-BUS timing is supplied by another device, e.g. another ZL50011 in Master mode.

Table 14 shows the 3 operating modes of the DPLL. The DPLL is controlled by the DOM (DPLL Operation Mode) register and bit 14 of the Control Register (CR). The DPLL's status is reported in the DPLL House Keeping Register (DHKR). The DPOA (DPLL Output Adjustment) register advances or delays the ST-BUS outputs with respect to the reference. These registers are described in Table 16 on page 48 for CR, Table 21 on page 53 for DOM, Table 22 on page 54 for DOA, and Table 23 on page 54 for DHKR.

Bit 14 of CR	Bit 0 of DOM	Mode
0	0	Master mode
0	1	Freerun mode
1	1 or 0	Bypass mode

Table 14 - DPLL Operating Mode Settings

The DPLL intrinsic jitter is 6.25ns peak to peak. In Master and Freerun modes, the DPLL intrinsic jitter will be added onto the ST-BUS outputs. In Bypass mode, the DPLL is completely bypassed and the DPLL intrinsic jitter will not be added to the ST-BUS outputs.

2.9.1 DPLL Master Mode

DPLL Master mode is selected by the setting shown in Table 14. Asserting the RESET pin low will also put the DPLL into Master mode since RESET clears all the registers. In Master mode, the DPLL generates the MCKTDM clock synchronized to the timing reference and provides jitter attenuation. MCKTDM provides timing for the TDM switching function and for the ST-BUS outputs. Hence the Master mode ST-BUS output clocks and frame pulses are synchronized to the reference and can be used to provide a system's ST-BUS timing.

The DPLL has access to an independent external reference at the REF input pin. Typically REF is from the network. Alternatively, REF can be replaced by an internal 8kHz signal (CKi/FPi) derived from the CKi and FPi inputs.

The nominal frequency of the REF input can be programmed to be either 8kHz, 1.544MHz or 2.408MHz via the FP1-0 bits of the DOM register. When the internal 8kHz signal CKi/FPi is selected as the reference instead of REF, the FP1-0 bits must be set to 00.

The DPLL operates on the rising edge of the selected reference. The polarity of the REF input can be inverted via the PINV bit of the DOM register.

The selected reference (either REF or CKi/FPi) is continuously monitored. Its validity is reported in the PFD bit of the DHKR register.

The ST-BUS outputs ($\overline{CKo0-2}$, $\overline{FPo0-2}$, STo0-15 and STOHZ0-15) can be shifted to lead (advancement) or lag (delay) the reference. The DPOA register provides this adjustment. Coarse lead or lag adjustment is programmed via the POS6-0 bits, while fine delay (lag) control is via the SKC2-0 bits.

2.9.2 DPLL Freerun Mode

DPLL Freerun mode is selected by the setting in Table 14. In Freerun mode, the DPLL is not synchronized to the reference. The DPLL synthesizes the internal clock MCKTDM very accurately. MCKTDM provides timing for the TDM switching function and for the ST-BUS outputs. Since the DPLL is not synchronized to the reference, the ST-BUS outputs are also not synchronized to the reference.

The DPLL can switch to the Freerun mode at any time. Freerun mode is typically used when a master clock source is required, or immediately following system power-up before network synchronization is achieved. If a ZL50011 is to be operated exclusively in Freerun mode, then its ST-BUS output clock and frame pulse must be used as the ST-BUS input clock and frame pulse to all TDM devices in the system, including the device itself.

2.9.3 DPLL Bypass Mode

DPLL Bypass mode is selected by setting high bit 14 of the Control Register (CR), as shown in Table 14. The DPLL is completely bypassed and the APLL takes its input from CKi instead of the oscillator. The APLL multiplies the ST-BUS input clock CKi with an appropriate frequency multiplication factor to generate the internal clock MCKTDM.

MCKTDM is synchronized to CKi. MCKTDM provides timing for the TDM switching function and for the ST-BUS outputs. Hence the ST-BUS outputs are synchronized to CKi. The DPLL intrinsic jitter will not be added onto the ST-BUS outputs because the DPLL is completely bypassed.

In this mode, the APLL takes its input from CKi instead of the oscillator. If the device is to be used in this mode only, the oscillator clock is not required and the external crystal oscillator or clock oscillator can be omitted. If the crystal oscillator or clock oscillator is omitted, the XTALi pin must be held low and the XTALo pin must be left unconnected.

Bypass mode is used when another device, such as another ZL50011 in Master mode, is providing system timing.

2.10 DPLL Functional Description

Figure 25 shows the functional block diagram of the DPLL. Major functional blocks are described in the following sections. When the DPLL is in Master or Freerun mode, the APLL input is C20i from the oscillator and the APLL multiplies C20i to generate the DPLL master clock MCKDPLL.




Figure 25 - DPLL Functional Block Diagram

2.10.1 CKi/FPi Synchronizer and REF Select Mux

The ST-BUS input frame pulse (\overline{FPi}) is sampled with the ST-BUS input clock (\overline{CKi}) inside the CKi/FPi synchronizer to create the 8kHz reference CKi/FPi. Either CKi/FPi or PRI_REF is selected by the reference select bit (P_REFSEL in the DOM register) as the REF_INT input to the Skew Control Circuit.

2.10.2 Skew Control Circuit




Figure 26 - Skew Control Circuit Diagram

The Skew Control circuit delays the selected reference input with an 8 tap tapped delay line (see Figure 26). The nominal delay between taps is 1.9ns. Thus the selected reference can be delayed by 0 to 13.3ns in steps of 1.9ns (0 to 7 steps). The output tap is selected by SKEW_CONTROL which corresponds to the SKC2-0 bits of the DPLL Output Adjustment (DPOA) register. Skewing the reference will cause the feedback signal in the PLL block (FEEDBACK in Figure 27 on page 37) to be delayed by the skew amount with respect to the original reference.

This will cause the DPLL output to be delayed by the skew amount. Hence the ST-BUS outputs will be delayed by the skew amount.

2.10.3 Reference Monitor Circuit

The Reference Monitor circuit continuously monitors the selected reference and reports the reference's validity. The output signal is FAIL_REF which is available at the DHKR register PFD bit. A logic high indicates that the reference has become invalid. The validity criteria depends on the frequency programmed for the reference. The reference must meet all criteria applicable to its frequency, which are:

- The "minimum 90ns" check is performed regardless of the programmed frequency. Both the logic high and low duration of the reference must be at least 90ns.
- The "period in specified range" check is performed regardless of the programmed frequency. Each period must be within a range. For 1.544MHz and 2.048MHz, the range is 1-1/4 to 1+1/4 nominal period. For 8kHz, the range is 1-1/32 to 1+1/32 nominal period.
- If the programmed frequency is 1.544MHz or 2.048MHz, the "64 periods in specified range" check will be performed. The time taken for 64 consecutive cycles must be between 62 and 66 periods of the programmed frequency.

2.10.4 Phase-Locked Loop (PLL) Circuit

As shown in Figure 27, the PLL circuit consists of a Phase Detector, Phase Offset Adder, Phase Slope Limiter, Loop Filter, Digitally Controlled Oscillator, Divider and Frequency Select Mux.




Figure 27 - Block Diagram of the PLL Module

<u>Phase Detector</u> - The Phase Detector compares the reference signal from the Skew Control circuit (REF) with the FEEDBACK signal from the Frequency Select Mux. It provides an error signal corresponding to the phase difference between the signals' rising edges. This error signal is passed to the Phase Offset Adder.

<u>Phase Offset Adder</u> - The Phase Offset Adder adds the PHASE_OFFSET word (POS6-0 bits of the DPOA register) to the error signal from the Phase Detector to create the final phase error. This value is passed to the Phase Slope Limiter. The phase offset word (POS6-0) can be positive or negative. Since the PLL will stabilize to a situation where the average Phase Offset Adder output is zero, a non-zero phase offset word will result in a static phase offset between the input and output of the DPLL.

The phase offset word is a 7-bit 2's complement value. If the selected input reference is 8kHz or 2.048MHz, the step size of the static phase offset is 15.2ns. The static phase offset can be set between -0.96 μ s and +0.97 μ s. If the selected input reference is 1.544MHz, the step size is 20.2ns and the static phase offset can be set between -1.27 μ s and +1.29 μ s.

The resolution of the Skew Control circuit is 1.9ns. Its effect is additional to that of the phase offset word. Thus using the Skew Control bits (SKC2-0 of the DPOA register) together with the phase offset word, users can set a total static phase offset between -0.96 μ s and +0.99 μ s if the selected input reference is either 8kHz or 2.048MHz. If the selected reference is 1.544MHz, the total static phase offset can be between -1.27 μ s and +1.30 μ s.

<u>Phase Slope Limiter</u> - The Phase Slope Limiter receives the error signal from the Phase Offset Adder and ensures that the DPLL output responds to all input transient conditions with an output phase slope below a preset limit. The limit is based upon telecom standards requirements.

<u>Loop Filter</u> - The Loop Filter is similar to a first order low pass filter with a 1.52Hz cutoff frequency for all three reference frequency selections (8kHz, 1.544MHz or 2.048MHz). This filter defines the jitter transfer characteristic of the DPLL.

<u>Digitally Controlled Oscillator (DCO)</u> - In Master mode, the DCO generates a high speed digital clock output whose frequency is modulated by the frequency offset value from the Loop Filter. The offset value represents the limited and filtered phase error between the input reference and the DCO feedback signal. Based on the offset value the DCO generates an output clock which is synchronized to the selected input reference. The DCO output is the MCKTDM clock in Figure 25 on page 36 and Figure 27 on page 37. MCKTDM provides timing for the TDM switching function, and timing for the ST-BUS outputs.

When the DPLL is in Freerun mode, the frequency offset is ignored and the DCO is free running at its preset center frequency.

Divider - The Divider divides down the DCO output frequency. The following signals are generated:

- C2M (a 2.048MHz clock)
- C1M5 (a 1.544MHz clock)
- FRAME (an 8kHz frame pulse)

One of these signals is selected as the PLL feedback reference signal by the Frequency Select Mux circuit. The clocks have 50% nominal duty cycle. FRAME is a 122ns wide negative frame pulse. The duty cycle of the clocks are not affected by the crystal oscillator duty cycle. Since these signals are generated from a common signal inside the DPLL, the frame pulse and clock outputs are always locked to one another. They are also locked to the selected input reference when the DPLL is in lock.

<u>Frequency Select Mux</u> - According to the selected input reference of the DPLL, this multiplexer will select the appropriate divider output C2M, C1M5 or FRAME as the feedback signal in the PLL circuit.

2.11 DPLL Performance

The following are some synchronizer performance indicators and their definitions. The performance of the DPLL is also indicated.

2.11.1 Intrinsic Jitter

Intrinsic jitter is the jitter produced by a synchronizer and is measured at its output. It is measured by applying a jitter free reference signal to the input of the device, and measuring its output jitter. Intrinsic jitter may also be measured when the device is in a non-synchronizing mode, such as free running or holdover, by measuring the output jitter of the device. Intrinsic jitter is usually measured with various band-limiting filters depending on the applicable standards.

Intrinsic jitter is applicable only in Master and Freerun modes since in Bypass mode the DPLL is completely bypassed.

The DPLL's intrinsic jitter is 6.25ns peak to peak. The intrinsic jitter will be added to the ST-BUS outputs CK00-2, FP00-2, ST00-15 and STOHZ0-15. Since the DPLL master clock (MCKDPLL) comes from the on chip APLL which is driven by the oscillator, any jitter on the oscillator will be added unattenuated onto the intrinsic jitter.

2.11.2 Jitter Tolerance

Jitter tolerance is a measure of the ability of a PLL to operate properly without cycle slips (i.e., remain in lock and/or regain lock in the presence of large jitter magnitudes at various jitter frequencies) when jitter is applied to its reference. The applied jitter magnitude and the jitter frequency depends on the applicable standards.

The DPLL's jitter tolerance meets Telcordia GR-1244-CORE DS1 reference input jitter tolerance requirements.

2.11.3 Jitter Transfer

Jitter transfer or jitter attenuation refers to the magnitude of jitter at the output of a device for a given amount of jitter at the input of the device. Input jitter is applied at various amplitudes and frequencies, and output jitter is measured with various filters depending on the applicable standards.

Since intrinsic jitter is always present, jitter attenuation will appear to be lower for small input jitter signals than for large ones. Consequently, accurate jitter transfer function measurements are usually made with large input jitter signals (e.g., 75% of the specified maximum jitter tolerance).

The DPLL's jitter transfer characteristic is determined by the internal 1.52Hz low pass Loop Filter and the Phase Slope Limiter. The DPLL is a second order, Type 2 PLL. Figure 28 on page 40 shows the DPLL jitter transfer characteristic over a wide range of frequencies, while Figure 29 on page 40 expands the portion of Figure 28 around the 0dB jitter transfer region. The jitter transfer function can be described as a low pass filter to 1.52Hz, -20dB/decade, with peaking less then 0.5 dB.

2.11.4 Frequency Accuracy

Frequency accuracy is defined as the absolute tolerance of an output clock when the synchronizer is not locked to an external reference, but is in a free running mode.

In Freerun mode, the DPLL is not synchronized to any reference. The DPLL provides output clocks and frame pulses based on the DPLL master clock. The PLL block's DCO circuit ignores its frequency offset input and free runs at its center frequency. Because of the granularity of the center frequency control value, the DCO free run frequency is -0.03ppm off the ideal frequency. The DCO is clocked by the DPLL master clock MCKDPLL. The APLL generates the DPLL master clock from the oscillator. Thus the DPLL free run accuracy is affected by the oscillator accuracy. The DPLL free run accuracy is -0.03ppm plus the accuracy of the oscillator.




Figure 28 - DPLL Jitter Transfer Function Diagram - wide range of frequencies




Figure 29 - Detailed DPLL Jitter Transfer Function Diagram (Wander Transfer Diagram)

2.11.5 Locking Range

The locking range is the input frequency range over which the DPLL must be able to pull into synchronization and to maintain the synchronization. The locking range is defined by the Loop Filter circuit and is equal to +/- 298ppm.

Note that the locking range is related to the oscillator frequency. If the oscillator frequency is -100ppm, the whole locking range also shifts by -100ppm downwards to become -398ppm to +198ppm.

2.11.6 Phase Slope

The phase slope, or phase alignment speed, is the rate at which a given signal changes phase with respect to an ideal signal. The given signal is typically the output signal. The ideal signal is of constant frequency and is nominally equal to the value of the final output signal or final input signal. Many telecom standards state that the phase slope may not exceed a certain value, usually 81ns/1.327ms (61ppm). This can be achieved by limiting the phase detector output to 61ppm or less.

For the DPLL, the Phase Slope Limiter circuit limits the maximum phase slope to 56ppm or 7ns/125µs. The phase slope limit meets Telcordia GR-1244-CORE requirements.

2.11.7 Phase Lock Time

The Phase Lock Time is the time it takes a synchronizer to phase lock to the input signal. Phase lock occurs when the input and the output signals are not changing in phase with respect to each other (not including jitter).

Lock time is very difficult to determine because it is affected by many factors which include:

- i) initial input to output phase difference
- ii) initial input to output frequency difference
- iii) PLL loop filter
- iv) PLL limiter

Although a short phase lock time is desirable, it is not always achievable due to other synchronizer requirements. For instance, better jitter transfer performance is obtained with a lower frequency loop filter which increases lock time; and better (smaller) phase slope performance (limiter) will increase lock time.

The DPLL loop filter and limiter have been optimized to meet the Telcordia GR-1244-CORE jitter transfer and phase alignment speed requirements. If the frequency of the DPLL internal feedback signal is -50ppm and the frequency of the input reference is +50ppm, then the phase lock time is typically 15 seconds. However, in a device power up situation, phase lock time can be up to 50 seconds. The phase lock time meets Telcordia GR-1244-CORE stratum 4 requirements.

2.12 Alignment Between Input and Output Frame Pulses

When the device is in DPLL Master mode, and CKi/FPi is the selected input reference and has no jitter, then the ST-BUS output frame pulses align very closely to the ST-BUS input frame pulse. See Figure 39 on page 73 for details. (The alignment shown is for when all bits in the DPOA register are 0.) If the CKi/FPi reference has jitter, the output frame pulses will still align to the input frame pulse but the offset value is a function of the input jitter.

When the device is in DPLL Master mode, and the selected input reference is **not** CKi/FPi, then the output frame pulses have no relationship with respect to the input frame pulse. In this case, the device's output frame pulse(s) must be used as the frame pulse(s) for the system, which means that the output frame pulse(s) will be supplied as the input frame pulse to all devices, including the device itself.

When the device is in DPLL Bypass Mode, the output frame pulses align closely to the input frame pulse. See Figure 39 for details.

3.0 Oscillator Requirements

In DPLL Master and Freerun modes, the Analog Phase-Locked Loop (APLL) module requires a 20MHz clock source at the XTALi pin. The 20MHz clock can be generated by connecting an external crystal oscillator to the XTALi and XTALo pins, or by connecting an external clock oscillator to the XTALi pin.

If the device is to be used in DPLL Bypass mode only, the 20MHz clock is not required and the crystal oscillator or clock oscillator can be omitted. If the crystal oscillator or clock oscillator is omitted, the XTALi pin must be held low and the XTALo pin must be left unconnected.

3.1 External Crystal Oscillator

A complete external crystal oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 30.




Figure 30 - Crystal Oscillator Circuit

The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20MHz crystal specified with a 32pF load capacitance, each 1pF change in load capacitance contributes approximately 9ppm to the frequency deviation. Consequently, capacitor tolerances, and stray capacitances have a major effect on the accuracy of the oscillator frequency.

The trimmer capacitor may be used to compensate for capacitive effects. If accuracy is not a concern, then the trimmer may be removed, the 39pF capacitor may be increased to 56pF, and a wider tolerance crystal may be substituted.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun mode. The crystal specification is as follows.

Frequency:	20MHz
Tolerance:	As required
Oscillation Mode:	Fundamental
Resonance Mode:	Parallel
Load Capacitance:	32pF
Maximum Series Resistance:	35Ω
Approximate Drive Level:	1mW
e.g., R1B23B32-20.0MHz	

(20ppm absolute, \pm 6ppm 0C to 50C, 32pF, 25 Ω)

3.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. This includes absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

For applications requiring \pm 32ppm clock accuracy, the following clock oscillator module may be used:

FOX F7C-2E3-20.	.0MHz
Frequency:	20MHz
Tolerance:	25ppm 0C to 70C
Rise & Fall Time:	10ns (0.33V 2.97V 15pF)
Duty Cycle:	40% to 60%

The output clock should be connected directly (not AC coupled) to the XTALi input of the device, and the XTALo output should be left open as shown in Figure 31.




Figure 31 - External Clock Oscillator Circuit

4.0 Device Reset and Initialization

The RESET pin is used to reset the device. When the pin is low, it synchronously puts the device in its reset state. It disables the STo0 - 15 outputs, drives the STOHZ 0 - 15 outputs to high, clears the device registers and the internal counters.

Upon power up, the device should be initialized as follows:

- Set ODE pin to low to disable the STo0-15 output and to drive the STOHZ 0-15 to high.
- Set the TRST pin to low to disable the JTAG TAP controller.
- Reset the device by pulsing the RESET pin to low for longer than 1ms.
- After releasing the RESET pin from low to high, wait for 600µs for the APLL module and the crystal oscillator to be stabilized before starting the first microprocessor port access cycle.
- Program the register to define the frequency of the CKi input.
- Wait for 600µs for the APLL module to be stabilized before starting the next microprocessor port access cycle.
- Configure the DPLL. After a device reset, the DPLL defaults are: Master mode, reference is REF pin input at 8kHz, REF polarity is not inverted.
- If DPLL Master mode is selected, wait 50 seconds for the DPLL to synchronize to the reference.
- · Use the memory block programming mode to initialize the connection memory.
- Release the ODE pin to high after the connection memory is programmed such that bus contention will not occur at the serial stream outputs STo0-15.

5.0 JTAG Support

The ZL50011 JTAG interface conforms to the Boundary-Scan IEEE1149.1 standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

5.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50011 test functions. It consists of three input pins and one output pin as follows:

- Test Clock Input (TCK) TCK provides the clock for the test logic. The TCK does not interfere with any
 on-chip clock and thus remains independent in the functional mode. The TCK permits shifting of test data
 into or out of the Boundary-Scan register cells concurrently with the operation of the device and without
 interfering with the on-chip logic.
- Test Mode Select Input (TMS) The TAP Controller uses the logic signals received at the TMS input to control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to Vdd when it is not driven from an external source.
- Test Data Input (TDi) Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to Vdd when it is not driven from an external source.
- Test Data Output (TDo) Depending on the sequence previously applied to the TMS input, the contents of
 either the instruction register or data register are serially shifted out towards the TDO. The data out of the
 TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan
 cells, the TDO driver is set to a high impedance state.
- Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to Vdd when it is not driven from an external source.

5.2 Instruction Register

The ZL50011 uses the public instructions defined in the IEEE 1149.1 standard. The JTAG Interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDI and TDO during data register scanning.

5.3 Test Data Register

As specified in IEEE 1149.1, the ZL50011 JTAG Interface contains three test data registers:

- **The Boundary-Scan Register** The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the ZL50011 core logic.
- **The Bypass Register** The Bypass register is a single stage shift register that provides a one-bit path from TDI to its TDO.
- The Device Identification Register The JTAG device ID for the ZL50011 is 0C35B14B_H.

 Version<31:28>:
 0000

 Part No. <27:12>:
 1100 0011 0101 1011

 Manufacturer ID<11:1>:
 0001 0100 101

 LSB<0>:
 1

5.4 BSDL

A BSDL (Boundary Scan Description Language) file is available from Zarlink Semiconductor to aid in the use of the IEEE 1149 test interface.

6.0 Register Address Mapping

External Address A11 - A0	CPU Access	Register
000 _H	R/W	Control Register, CR
001 _H	R/W	Internal Mode Selection, IMS
010 _H	R/W	BER Start Receive Register, BSRR
011 _H	R/W	BER Length Register, BLR
012 _H	Read Only	BER Count Register, BCR
030 _H	R/W	DPLL Operation Mode, DOM
031 _H	R/W	DPLL Output Adjustment, DPOA
032 _H	Read Only	DPLL House Keeping Register, DHKR
100 _H	R/W	Stream0 Input Control Register, SICR0
101 _H	R/W	Stream0 Input Delay Register, SIDR0
102 _H	R/W	Stream1 Input Control Register, SICR1
103 _H	R/W	Stream1 Input Delay Register, SIDR1
104 _H	R/W	Stream2 Input Control Register, SICR2
105 _H	R/W	Stream2 Input Delay Register, SIDR2
106 _H	R/W	Stream3 Input Control Register, SICR3
107 _H	R/W	Stream3 Input Delay Register, SIDR3
108 _H	R/W	Stream4 Input Control Register, SICR4
109 _H	R/W	Stream4 Input Delay Register, SIDR4
10A _H	R/W	Stream5 Input Control Register, SICR5
10B _H	R/W	Stream5 Input Delay Register, SIDR5
10C _H	R/W	Stream6 Input Control Register, SICR6
10D _H	R/W	Stream6 Input Delay Register, SIDR6
10E _H	R/W	Stream7 Input Control Register, SICR7
10F _H	R/W	Stream7 Input Delay Register, SIDR7
110 _H	R/W	Stream8 Input Control Register, SICR8
111 _H	R/W	Stream8 Input Delay Register, SIDR8
112 _H	R/W	Stream9 Input Control Register, SICR9
113 _H	R/W	Stream9 Input Delay Register, SIDR9
114 _H	R/W	Stream10 Input Control Register, SICR10
115 _H	R/W	Stream10 Input Delay Register, SIDR10
116 _H	R/W	Stream11 Input Control Register, SICR11

Table 15 - Address Map for Device Specific Registers

External Address A11 - A0	CPU Access	Register
117 _H	R/W	Stream11 Input Delay Register, SIDR11
118 _H	R/W	Stream12 Input Control Register, SICR12
119 _H	R/W	Stream12 Input Delay Register, SIDR12
11A _H	R/W	Stream13 Input Control Register, SICR13
11B _H	R/W	Stream13 Input Delay Register, SIDR13
11C _H	R/W	Stream14 Input Control Register, SICR14
11D _H	R/W	Stream14 Input Delay Register, SIDR14
11E _H	R/W	Stream15 Input Control Register, SICR15
11F _H	R/W	Stream15 Input Delay Register, SIDR15
200 _H	R/W	Stream0 Output Control Register, SOCR0
201 _H	R/W	Stream0 Output Delay Register, SOOR0
202 _H	R/W	Stream1 Output Control Register, SOCR1
203 _H	R/W	Stream1 Output Delay Register, SOOR1
204 _H	R/W	Stream2 Output Control Register, SOCR2
205 _H	R/W	Stream2 Output Delay Register, SOOR2
206 _H	R/W	Stream3 Output Control Register, SOCR3
207 _H	R/W	Stream3 Output Delay Register, SOOR3
208 _H	R/W	Stream4 Output Control Register, SOCR4
209 _H	R/W	Stream4 Output Delay Register, SOOR4
20A _H	R/W	Stream5 Output Control Register, SOCR5
20B _H	R/W	Stream5 Output Delay Register, SOOR5
20C _H	R/W	Stream6 Output Control Register, SOCR6
20D _H	R/W	Stream6 Output Delay Register, SOOR6
20E _H	R/W	Stream7 Output Control Register, SOCR7
20F _H	R/W	Stream7 Output Delay Register, SOOR7
210 _H	R/W	Stream8 Output Control Register, SOCR8
211 _H	R/W	Stream8 Output Delay Register, SOOR8
212 _H	R/W	Stream9 Output Control Register, SOCR9
213 _H	R/W	Stream9 Output Delay Register, SOOR9
214 _H	R/W	Stream10 Output Control Register, SOCR10
215 _H	R/W	Stream10 Output Delay Register, SOOR10
216 _H	R/W	Stream11 Output Control Register, SOCR11

Table 15 - Address Map for Device Specific Registers

External Address A11 - A0	CPU Access	Register
217 _H	R/W	Stream11 Output Delay Register, SOOR11
218 _H	R/W	Stream12 Output Control Register, SOCR12
219 _H	R/W	Stream12 Output Delay Register, SOOR12
21A _H	R/W	Stream13 Output Control Register, SOCR13
21B _H	R/W	Stream13 Output Delay Register, SOOR13
21C _H	R/W	Stream14 Output Control Register, SOCR14
21D _H	R/W	Stream14 Output Delay Register, SOOR14
21E _H	R/W	Stream15 Output Control Register, SOCR15
21F _H	R/W	Stream15 Output Delay Register, SOOR15

Table 15 - Address Map for Device Specific Registers

7.0 Detail Register Description

Externa Reset '			/Write Address: 000 _H 0000 _H															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	SLV	FBD EN	CKIN 2	CKIN 1	CKIN 0	CKFP 2	CKFP 1	CKFP 0	CBER	SBER	MBPE	OSB	MS2	MS1	MS0			
D ;										•								
Bit		ame							escript									
15	_	used	-					mode, tl	nese bit	s MUS	T be set	t to zei	Ό.					
14	Ś	SLV	Whe	en this	bit is z		DPLL	is in Ma	ster or	Freerur	ı mode.	When	this b	it is hiç	gh, the			
13	FB	BDEN	Whe Whe	When this bit is zero, the DPLL is in Master or Freerun mode. When this bit is high, the DPLL is in Bypass mode. Frame Boundary Determination Disable. When this bit is low, the long term frame boundary determination mode is disabled. When it is high, the determination mode is enabled. Set this bit from low to high after waiting for 600µs upon device power up. nput ST Bus Clock (CKi) and Frame Pulse (FPi) Selection.														
12 - 10	СК	IN2-0	Inp	ut ST E	Bus Cl	ock (<mark>Cl</mark>	Ki) and	Frame	Pulse (FPi) Se	election).						
					(CKIN2 ·	- 0	FPi	Low Cy	/cle		CKi						
						000			61ns			6.384N						
						001			122ns			3.192N						
				010 244ns 4.096MH; 011 - 111 Reserved							IHZ							
						011 1				1,000	iveu							
9	Cł	KFP2	Whe	en this	bit is lo	ow, CKo	o2 is 32	id fram .768MH 6.384MI	z clock	and FP	o2 is 30	Ons wi						
8	Cł	KFP1	Whe	en this	bit is lo	ow, CKo	o1 is 16	id fram .384MH .192MH	z clock	and FP	o1 is 6′	1ns wi						
7	Cł	KFP0	Whe	en this	bit is lo	ow, CKo	o0 is 4.0	nd fram 096MHz .192MH	clock a	nd FPo	0 is 244	4ns wi						
6	C	BER	and	the co	ntent c		t error o	/hen this count re		•								
5	S	BER	rece	eiver; s	tarts th	e bit er	ror rate	this bit i test. Th etion of	e bit er	ror test	result is	s kept	in the		d or count			

Table 16 - Control Register (CR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	SLV	FBD EN	CKIN 2	CKIN 1	CKIN 0	CKFP 2	CKFP 1	CKFP 0	CBER	SBER	MBPE	OSB	MS2	MS1	MS0			
Bit	N	ame		Description mory Block Programming Enable: When this bit is high, the connection memory blo														
4	М	BPE	prog	Description emory Block Programming Enable: When this bit is high, the connection memory bloc rogramming mode is enabled to program Bit 0 to 2 of the connection memory. When it i w, the memory block programming mode is disabled.														
3	C	DSB		tput Stand By Bit: This bit enables the STo0 - 15 and the STOHZ 0 -15 serial outputs. The														
			follo	lowing table describes the HiZ control of the serial data outputs:														
			follo	owing ta			-	-			•							
			follo	wing ta		RESET	ODE	OSB	STo		•	0-15						
			follo	owing ta		RESET Pin	ODE Pin	OSB Bit	STol	0-15	STOHZ	0-15 High						
			follo	owing ta		RESET Pin 0	ODE Pin X	OSB Bit X	STol H H	0-15 iZ	STOHZ Driven I	0-15 High High						
			follo	owing ta		RESET Pin 0 1	ODE Pin X 0	OSB Bit X X	STol H H	0-15 iZ iZ	STOHZ Driven I Driven I	0-15 High High High						
2 - 0	M	S2-0				RESET Pin 0 1 1	ODE Pin X 0 1 1	OSB Bit X X 0 1	STol H H H Act	0-15 iZ iZ iZ tive	STOHZ Driven I Driven I Driven I Activ	0-15 High High High re	ory or o	data m	iemor			
2 - 0	M	S2-0				RESET Pin 0 1 1 1	ODE Pin X 0 1 1 se bits	OSB Bit X X 0 1	STol H H Act d to sel	0-15 iZ iZ iZ tive	STOHZ Driven I Driven I Driven I Activ	0-15 High High High re	bry or o	data m	iemor			
2 - 0	M	S2-0				RESET Pin 0 1 1 1 8it. The	ODE Pin X 0 1 1 se bits	OSB Bit X 0 1	STor H H Act d to sel	0-15 iZ iZ tive ect con	STOHZ Driven I Driven I Driven I Activ	0-15 High High High re		data m	nemor			
2 - 0	M	S2-0				RESET Pin 0 1 1 1 3 Bit. The MS2 - 0	ODE Pin X 0 1 1 se bits	OSB Bit X 0 1	STor H H Act d to sel Merr nection	0-15 iZ iZ iiz ect con nory Se Memoi	STOHZ Driven I Driven I Driven I Activ nection	0-15 High High High re		data m	lemor			

Table 16 - Control Register (CR) Bits (continued)

	Read/Write Value: 00		ss: 001 _H											
	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0) 0	0	CKINP	FPINP	CK2P	FP2P	CK1P	FP1P	CK0P	FP0P	BPD 2	BPD 1	BPD 0	MBPS
Bit	Nam	e						Descri	ption					
15 - 12	Unuse	ed	Reserv	ed. In no	ormal fu	unction	al mode	, these	bits M	UST be	set to	zero.		
11	CKIN	Ρ	When t	Clock I his bit is his bit is	low, th	e CKi f	allinge							
10	FPIN	Ρ	When t	When th	low, th	ne inpu	t frame							ie pulse e frame
9	CK2F	D	When bounda	Clock this bit ry. Whe ooundary	is low n this	, the c	utput o	clock C						e frame with the
8	FP2F	5	When t	Pulse O his bit is his bit is	low, th	e outpi	it frame	pulse I						format. format.
7	CK1F	0	When t	nen this	low, th	ne outp	ut clock	CKo1						bound- e frame
6	FP1F	5	When t	Pulse O his bit is his bit is	low, th	e outpu	it frame	pulse I						format. format.
5	CKOF	D	When bounda	Clock this bit ry. Whe ooundary	is low n this	, the c	utput o	clock C	CKo0 fa it clock	al <u>ling</u> e CKo0	dge al rising	igns w edge a	rith the aligns v	e frame with the
4	FPOF	þ	When t	Pulse O his bit is his bit is	low, th	e outpu	it frame	pulse l						
3 - 1	BPD2	- 0	connec After th the con	Progran tion mer e MBPE tents of y. Bit 3 to	nory. V bit in t the bits	Vhenev he con s BPD0	rer the trol regination to BPI	memor ster is s 02 are l	y block set to h loaded	progra igh and into Bit	mming the MB 0 to B	featur 3PS bi	e is ac t is set	to high,

Table 17 - Internal Mode Selection (IMS) Register Bits

		ad/Write Iue: 00		s: 001 _H													
15	14	13	12	11													
0	0	0	0	CKINP													
Bit		Name	e														
0		MBP	6	memory must be is set to program tion is of abort the To ensu BPD2 b Wheney function	y block (defined high, th nming fu complete e progra ire propo its in thi ver the f	brogran I in the ne devirunction ed. Whe amming er block s regist micropr ed, the	nming f same v ce requ has fin en the l operation operation rer mus ocesso user n	function write op iires 50 ished, f MBPS i tion. amming t not be r writes nust ma	h. The N eration μ s to c he MB s high, operate chang s a one aintain	MBPS, . Once complete PS bit r the ME tion, wh jed. to the the sam	BPD0 f the MB e the bl eturns BPS or en MBI MBPS ne logic	to BPD PE bit lock pro to low MBPE PS is h bit, the	2 bits in the c ogramme indicat can be igh the e block	in this control ning. A ing the e set to BPD0 progra	arts the register register fter the opera- o low to to to amming r bits in		

Table 17 - Internal Mode Selection (IMS) Register Bits (continued)

E	External Read/Write Address: 010 _H															
	Reset Value: 0000 _H															
	0	0	0	BR SA3	BR SA2	BR SA1	BR SA0	0	0	BR CA6	BR CA5	BR CA4	BR CA3	BR CA2	BR CA1	BR CA0
E	Bit	Na	ame							Descri	ption					
	- 13 - 7	Un	used	Res	served	. In no	rmal fu	nctiona	al mode	e, these	e bits N	IUST b	be set t	o zero		
12	2 - 9	BRS	A5 - 0				ream /				oinary v	alue o	f these	bits re	fers to	the inpu
6	- 0	BRC	A6 - 0				hanne which t							nese b	its refe	ers to the
L				Ta	able 18	3 - BEI	R Start	Rece	iving I	Regist	er (BS	RR) B	its			

Extern	al Read/	Write Add	lress: 011	н											
Reset	Value:	0000 _H													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	BL7	BL6	BL5	BL4	BL3	BL2	BL1	BL0
Bit	N	lame						De	escript	ion					
15 - 8	U	nused	Res	erved.	In norm	al func	tional r	node, i	these b	oits MU	ST be	set to	zero.		
7 - 0	В	L7 - 0	The 2.04	maxim	4.096N	nbers 1b/s ar	of BEF nd 8.19	R chan 92Mb/s	nels a modes	re 32, s respe	64 an ectively	d 128 ⁄. The	for the minimu	e data im nur	annels. rate of nber of

Table 19 - BER Length Register (BLR) Bits

		12 _H												
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BC 14	BC 13	BC 12	BC 11	BC 10	BC 9	BC 8	BC 7	BC 6	BC 5	BC 4	BC 3	BC 2	BC 1	BC 0
N	ame						De	script	ion				BC BC 1	
BC	15 - 0					-								
	/alue: (14 BC 14 N	/alue: 0000 _H 14 13 BC BC	14 13 12 BC BC BC 14 13 12 Name BC15 - 0 BER	/alue: 0000 _H 14 13 12 11 BC BC BC BC 14 13 12 11 Name BC15 - 0 BER Count	14 13 12 11 10 BC BC BC BC BC 14 13 12 11 10 BC 12 11 10 Name BC15 - 0 BER Count Bits: T	14 13 12 11 10 9 14 13 12 11 10 9 BC BC BC BC BC BC 14 13 12 11 10 9 Name BC15 - 0 BER Count Bits: The bin	14 13 12 11 10 9 8 BC BC	/alue: 0000 _H	14 13 12 11 10 9 8 7 6 BC BC BC BC BC BC BC BC BC C BC BC<	14 13 12 11 10 9 8 7 6 5 BC BC BC BC BC BC BC BC 5 14 13 12 11 10 9 8 7 6 5 Description BC 15 - 0 BER Count Bits: The binary value of these bits refer	14 13 12 11 10 9 8 7 6 5 4 BC BC BC BC BC BC BC BC BC 4 Name Description BC15 - 0 BER Count Bits: The binary value of these bits refers to the	14 13 12 11 10 9 8 7 6 5 4 3 14 13 12 11 10 9 8 7 6 5 4 3 BC BC BC BC BC BC BC BC BC 3 Name Description BC15 - 0 BER Count Bits: The binary value of these bits refers to the bit et	14 13 12 11 10 9 8 7 6 5 4 3 2 BC BC <td>14 13 12 11 10 9 8 7 6 5 4 3 2 1 14 13 12 11 10 9 8 7 6 5 4 3 2 1 BC 12 11 10 9 8 7 6 5 4 3 2 1 Description</td>	14 13 12 11 10 9 8 7 6 5 4 3 2 1 14 13 12 11 10 9 8 7 6 5 4 3 2 1 BC 12 11 10 9 8 7 6 5 4 3 2 1 Description

Table 20 - BER Count Register (BCR) Bits

External	Read/Write Addre	ess: 030 _H										
		Address: 00030 _H										
Reset	Value: 0000 _H											
15	14 13	12 11 10	9	8	7	6	5	4	3	2	1	0
0	0 0	0 0 0	0	0	PINV	0	0	FP1	FP0	0	P REF	FREE
Bit	Name				D	escrip	tion					
15 - 8, 6 - 5, 2.	Unused	Reserved. In n	ormal fu	nctional	mode, 1	these	bits ML	JST be	e set to	o zero		
7	PINV	REF Input Inv this bit is high,						F inpu	t will ı	not be	inverte	ed. When
4 - 3	FP1 - FP0	REF Frequence frequency of the			its: The	se bit	s are ι	used to	o spe	cify th	e nomi	nal clock
			FP1	FP0		Re	eferenc	е				
			0	0	8k	Hz (R	EF or (CKi/FP	i)			
			0	1		1.5	544MH	Z				
			1	0		2.0	048MH	Z				
			1	1	Reser	ved						
		When th <u>e P_</u> R FPi and CKi inj								gnal (d	derived	from the
1	P_REFSEL	Reference So DPLL from bet When this bit is and CKi inputs If the internal & FPi and CKi ir failed). If FPi o input data.	ween 2 s s high, t . <u>When i</u> kHz sig ip <u>ut s</u> igr	sources. he refer <u>this bit is</u> nal is se nals will	When t ence is <u>high, th</u> elected a be re-a	his bit from t <u>ne FP</u> as the pplied	is low, he inte <u>1-0 bits</u> referer after t	the re rnal 8 <u>must</u> nce, th he inte	ferenc kHz g <u>be set</u> e use ernal {	ce is fr enerat to 00 r must 8kHz	om the ted fron <u>.</u> t ensure signal i	REF <u>pin.</u> n the FPi e that the s lost (or
0	FREERUN	Freerun Contr	ol Bit: \	When thi	s bit is l	ow an	d bit 14	of the	Contr	rol Re	gister is	low, the
		DPLL is in Mas	ter mod	e. When	this bit	is high	n and b	it 14 of	the C	ontrol	Regist	er is low,
		the DPLL is in I	Freerun	mode. T	his bit h	as no	effect	when b	oit 14 c	of the (Control	Register
		is high.										

Table 21 - DPLL Operation Mode (DOM) Register Bits

Externa Rese				ss: 031 _H	I										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	POS6	POS5	POS4	POS3	POS2	POS1	POS0	SKC2	SKC1	SKC0
Bit		Name	Ð						Des	criptior	ı				
15 - 10	L	Jnuse	ed	Rese	rved.	In norm	al funct	ional m	ode, the	ese bits	MUST	be set to	o zero.		
9 - 3	Ρ	OS6 ·	- 0	which refere the w delay The c in ste	n contr ence) vord is ved by offset i ep of	rols the if the w negati the pro s in ste	DPLL of ord is p ve. The grammo p of 15. if the in	output pl positive. e net eff ed amor 2ns if th	hase off The D ect is th unt. le input	fset. The PLL out nat the referen	e DPLL put is c ST-BUS ce is 8k	output i lelayed Soutput Hz or 2	is adva (lags ti ts will t .048MF	nced (le he refe be adva Iz. The	eet word eads the rence) if unced or offset is effect in
2 - 0	S	KC2 ·	- 0	13.3r	ns in s		1.9ns. ⁻	The net	effect is	s that th	ie ST-B	US outp	outs wil	l be de	rom 0 to layed by le.

Table 22 - DPLL Output Adjustment (DPOA) Register Bits

Door		Address		Н											
Rest	et valu	ie: 000	Ч												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	PFD	LMT	Х	Х	Х
Bit		Name							Desc	cription	ı –				
15 - 5 2-0	ι	Jnused		Reserve	d. In n	ormal f	functio	nal mo	de, the	se bits l	MUST b	oe set to	zero.		
4		PFD		Referen referenc selected	e sign	al sele	ected	by the	P_RE	FSEL		•			
3		LMT		DPLL L limiting t		•	-						•		

Table 23 - DPLL House Keeping (DHKR) Register Bits

		ad/Writ : 0000		lress	: 100 _H ,	102 _H ,	104	4 _H ,	106 _H ,	108	B _H ,	10A _H ,	100	C _H ,	10E _H ,	
	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
SICR0	0	0	0	0	0	0	0	STIN0 QEN3	STIN0 QEN2	STIN0 QEN1	STIN0 QEN0	STIN0 SMP1	STIN0 SMP0	STIN0 DR2	STIN0 DR1	STIN0 DR0
SICR1	0	0	0	0	0	0	0	STIN1 QEN3	STIN1 QEN2	STIN1 QEN1	STIN1 QEN0	STIN1 SMP1	STIN1 SMP0	STIN1 DR2	STIN1 DR1	STIN1 DR0
SICR2	0	0	0	0	0	0	0	STIN2 QEN3	STIN2 QEN2	STIN2 QEN1	STIN2 QEN0	STIN2 SMP1	STIN2 SMP0	STIN2 DR2	STIN2 DR1	STIN2 DR0
SICR3	0	0	0	0	0	0	0	STIN3 QEN3	STIN3 QEN2	STIN3 QEN1	STIN3 QEN0	STIN3 SMP1	STIN3 SMP0	STIN3 DR2	STIN3 DR1	STIN3 DR0
SICR4	0	0	0	0	0	0	0	STIN4 QEN3	STIN4 QEN2	STIN4 QEN1	STIN4 QEN0	STIN4 SMP1	STIN4 SMP0	STIN4 DR2	STIN4 DR1	STIN4 DR0
SICR5	0	0	0	0	0	0	0	STIN5 QEN3	STIN5 QEN2	STIN5 QEN1	STIN5 QEN0	STIN5 SMP1	STIN5 SMP0	STIN5 DR2	STIN5 DR1	STIN5 DR0
SICR6	0	0	0	0	0	0	0	STIN6 QEN3	STIN6 QEN2	STIN6 QEN1	STIN6 QEN0	STIN6 SMP1	STIN6 SMP0	STIN6 DR2	STIN6 DR1	STIN6 DR0
SICR7	0	0	0	0	0	0	0	STIN7 QEN3	STIN7 QEN2	STIN7 QEN1	STIN7 QEN0	STIN7 SMP1	STIN7 SMP0	STIN7 DR2	STIN7 DR1	STIN7 DR0
Bit		Na	me						[Descri	iptior	ו				
5 - 9		Unu	sed		Reserve	ed. In no	ormal	functio	onal mo	ode, th	iese k	oits MU	ST be	set to	zero.	
8		STIN#	QEN3		Quadrat operatio quadrar 31, Ch4	n mode t frame	e. Whe is rep	en this blaced	bit is h by "1".	igh, th This (ne LS quadi	B of ev rant frai	ery ch me is d	annel define	in this d as Ch	
					mode re											
7	:	STIN#	QEN2		Quadrat operatic quadrar 23, Ch3 mode re	n mode t frame 2 to 47	e. Whe is rep and C	en this blaced	bit is h by "1".	igh, th This (ne LS quadi	B of ev rant frai	ery ch me is d	annel define	in this d as Ch	
6	;	STIN#	QEN1		Quadra			nable.	When	this bi	t is lo	w, the o	device	is in r	normal	

STIN#QEN1	Quadrant Frame 1 Enable. When this bit is low, the device is in normal
	operation mode. When this bit is high, the LSB of every channel in this
	quadrant frame is replaced by "1". This quadrant frame is defined as Ch8 to 15,
	Ch16 to 31 and Ch32 to 63 for the 2.048Mb/s, 4.096Mb/s and 8.192Mb/s mode
	respectively.

Table 24 - Stream Input Control Register 0 to 7 (SICR0 to SICR7)

External Reset V				ress:	100 _H ,	102 _H ,	104	4 _H ,	106 _H ,	108	β _H ,	10A _H ,	100	, H	10E _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SICR0	0	0	0	0	0	0	0	STIN0 QEN3	STIN0 QEN2	STIN0 QEN1	STIN0 QEN0	STIN0 SMP1	STIN0 SMP0	STIN0 DR2	STIN0 DR1	STIN0 DR0
SICR1	0	0	0	0	0	0	0	STIN1 QEN3	STIN1 QEN2	STIN1 QEN1	STIN1 QEN0	STIN1 SMP1	STIN1 SMP0	STIN1 DR2	STIN1 DR1	STIN1 DR0
SICR2	0	0	0	0	0	0	0	STIN2 QEN3	STIN2 QEN2	STIN2 QEN1	STIN2 QEN0	STIN2 SMP1	STIN2 SMP0	STIN2 DR2	STIN2 DR1	STIN2 DR0
SICR3	0	0	0	0	0	0	0	STIN3 QEN3	STIN3 QEN2	STIN3 QEN1	STIN3 QEN0	STIN3 SMP1	STIN3 SMP0	STIN3 DR2	STIN3 DR1	STIN3 DR0
SICR4	0	0	0	0	0	0	0	STIN4 QEN3	STIN4 QEN2	STIN4 QEN1	STIN4 QEN0	STIN4 SMP1	STIN4 SMP0	STIN4 DR2	STIN4 DR1	STIN4 DR0
SICR5	0	0	0	0	0	0	0	STIN5 QEN3	STIN5 QEN2	STIN5 QEN1	STIN5 QEN0	STIN5 SMP1	STIN5 SMP0	STIN5 DR2	STIN5 DR1	STIN5 DR0
SICR6	0	0	0	0	0	0	0	STIN6 QEN3	STIN6 QEN2	STIN6 QEN1	STIN6 QEN0	STIN6 SMP1	STIN6 SMP0	STIN6 DR2	STIN6 DR1	STIN6 DR0
SICR7	0	0	0	0	0	0	0	STIN7 QEN3	STIN7 QEN2	STIN7 QEN1	STIN7 QEN0	STIN7 SMP1	STIN7 SMP0	STIN7 DR2	STIN7 DR1	STIN7 DR0
Bit		Nar	ne						0	Descri	ption					
				C	-	it frame 15 and (vely.			-		-					
4 - 3	ST	IN#SI	MP1 -	0	nput Da	ata Sar	npling	g Point	Selec	ction I	Bits:					
								STIN#	#SMP1-	0 5	Samplir	ng Point				
									00		3/4 p					
									01		4/4 p		_			
									10 11		1/4 p 2/4 p					
2 - 0	S	TIN#D)R2 - () I	nput Da	ata Rat	e Sele	ection	Bits:							
							STIN	I#DR2-0			Dat	a Rate				
								000	Disa			l pull-up or ST-BU		lown		
								001			2.04	8 Mb/s				
								010			4.09	6 Mb/s				
								011 0 - 111				2 Mb/s served				

Table 24 - Stream Input Control Register 0 to 7 (SICR0 to SICR7) (continued)

		Read/V ue: 00		ddres	s: 110 _H ,	112 _H	, 11	4 _H ,	116 _H ,	118	H,	11A _H ,	11C _H ,	11	E _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SICR8	0	0	0	0	0	0	0	STIN8 QEN3	STIN8 QEN2	STIN8 QEN1	STIN8 QEN0	STIN8 SMP1	STIN8 SMP0	STIN8 DR2	STIN8 DR1	STIN8 DR0
SICR9	0	0	0	0	0	0	0	STIN9 QEN3	TIN8 STIN8 STIN9 STIN10 STIN10 STIN10 STIN10 STIN10 STIN10 STIN11 STIN11 STIN11 STIN11 STIN11 STIN12 STIN12 STIN12 STIN12 STIN12 STIN12 STIN12 STIN13 STIN13 STIN13 ST					STIN9 DR1	STIN9 DR0	
SICR10	0	0	0	0	0	0	0	STIN10 QEN3							STIN10 DR1	STIN10 DR0
SICR11	0	0	0	0	0	0	0	STIN11 QEN3							STIN11 DR1	STIN11 DR0
SICR12	0	0	0	0	0	0	0	STIN12 QEN3							STIN12 DR1	STIN12 DR0
SICR13	0	0	0	0	0	0	0	STIN13 QEN3		STIN13 QEN1	STIN13 QEN0				STIN13 DR1	STIN13 DR0
SICR14	0	0	0	0	0	0	0	STIN14 QEN3							STIN14 DR1	STIN14 DR0
SICR15	0	0	0	0	0	0	0	STIN15 QEN3							STIN15 DR1	STIN15 DR0
Bit		1	Name							Descri	ption					
15 -	9	U	nused	1	Reserv	ved. In r	norma	I functi	onal m	ode, th	ese bi	ts MUS	T be se	et to ze	ero.	
8		STI	N#QE	N3	operat quadra 31, Ch	ion moc ant fram	le. Wł e is re 3 and	nen this eplaced	s bit is l d by "1"	high, th '. This o	ie LSE quadra	of eve ant fram	ry chan ie is de	nel in fined a	this s Ch2₄	
7		STI	N#QE	N2	operat quadra 23, Ch	ant Frar ion moc ant fram 32 to 47 respecti	le. Wł e is re 7 and	nen this eplaced	s bit is l d by "1"	high, th '. This o	ie LSE quadra	of eve ant fram	ry chan ie is de	nel in fined a	this s Ch16	
6		STI	N#QE	N1	operat quadra	ant Frar ion moc ant fram to 31 an tively.	le. Wł e is re	nen this	s bit is l l by "1"	high, th . This q	ie LSE juadra	of eve nt frame	ry chan e is def	inel in ined as	this s Ch8 te	
5		STI	N#QE	N0	operat quadra	ant Frar ion moc ant fram 15 and ctively.	le. Wł e is re	nen this eplaced	s bit is l d by "1"	high, th . This c	ie LSE quadra	of eve ant fram	ry chan ie is de	nel in fined a	this s Ch0	

Table 25 - Stream Input Control Register 8 to 15 (SICR8 to SICR15)

SICR8	15 0 0	14 0	13 0	12	11											
SICR9		0	0			10	9	8	7	6	5	4	3	2	1	0
SICR10	0			0	0	0	0	STIN8 QEN3	STIN8 QEN2	STIN8 QEN1	STIN8 QEN0	STIN8 SMP1	STIN8 SMP0	STIN8 DR2	STIN8 DR1	STIN8 DR0
		0	0	0	0	0	0	STIN9 QEN3	STIN9 QEN2	STIN9 QEN1	STIN9 QEN0	STIN9 SMP1	STIN9 SMP0	STIN9 DR2	STIN9 DR1	STIN9 DR0
SICR11	0	0	0	0	0	0	0	STIN10 QEN3	STIN10 QEN2	STIN10 QEN1	STIN10 QEN0	STIN10 SMP1	STIN10 SMP0	STIN10 DR2	STIN10 DR1	STIN1 DR0
L	0	0	0	0	0	0	0	STIN11 QEN3	STIN11 QEN2	STIN11 QEN1	STIN11 QEN0	STIN11 SMP1	STIN11 SMP0	STIN11 DR2	STIN11 DR1	STIN1 DR0
SICR12	0	0	0	0	0	0	0	STIN12 QEN3	STIN12 QEN2	STIN12 QEN1	STIN12 QEN0	STIN12 SMP1	STIN12 SMP0	STIN12 DR2	STIN12 DR1	STIN1 DR0
SICR13	0	0	0	0	0	0	0	STIN13 QEN3	STIN13 QEN2	STIN13 QEN1	STIN13 QEN0	STIN13 SMP1	STIN13 SMP0	STIN13 DR2	STIN13 DR1	STIN1 DR0
SICR14	0	0	0	0	0	0	0	STIN14 QEN3	STIN14 QEN2	STIN14 QEN1	STIN14 QEN0	STIN14 SMP1	STIN14 SMP0	STIN14 DR2	STIN14 DR1	STIN1 DR0
SICR15	0	0	0	0	0	0	0	STIN15 QEN3	STIN15 QEN2	STIN15 QEN1	STIN15 QEN0	STIN15 SMP1	STIN15 SMP0	STIN15 DR2	STIN15 DR1	STIN1 DR0
Bit		1	Name							Descri	ption					
4 - 3		STIN	#SMP	1 - 0	Input I	Data Sai	mplir	ıg Poiı	nt Sele	ction	Bits:					
								STI	N#SMP1	-0	Samplin	g Point				
									00		3/4 p					
									01		4/4 p 1/4 p		_			
									10		2/4 p					
2 - 0		STIN	I#DR2	2 - 0	Input I	Data Rat	te Se	lection	n Bits:							
						Γ	STIN	#DR2-0			Data	Rate				
						F	(000	Disa			oull-up or p ST-BUS ir		۱		
								001			2.048					
						_		010			4.096					
						-) - 111			8.192 Rese					

Table 25 - Stream Input Control Register 8 to 15 (SICR8 to SICR15) (continued)

External Reset Va			Addres	s: 10 ⁻	1 _H ,	103 _H ,	, 10)5 _H ,	107 _H	_I , 10)9 _H ,	10B _F	₁ , 1()D _H ,	10F _H	ł,
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIDR0	0	0	0	0	0	0	STIN0 CD6	STIN0 CD5	STIN0 CD4	STIN0 CD3	STIN0 CD2	STIN0 CD1	STIN0 CD0	STIN0 BD2	STIN0 BD1	STIN0 BD0
SIDR1	0	0	0	0	0	0	STIN1 CD6	STIN1 CD5	STIN1 CD4	STIN1 CD3	STIN1 CD2	STIN1 CD1	STIN1 CD0	STIN1 BD2	STIN1 BD1	STIN1 BD0
SIDR2	0	0	0	0	0	0	STIN2 CD6	STIN2 CD5	STIN2 CD4	STIN2 CD3	STIN2 CD2	STIN2 CD1	STIN2 CD0	STIN2 BD2	STIN2 BD1	STIN2 BD0
SIDR3	0	0	0	0	0	0	STIN3 CD6	STIN3 CD5	STIN3 CD4	STIN3 CD3	STIN3 CD2	STIN3 CD1	STIN3 CD0	STIN3 BD2	STIN3 BD1	STIN3 BD0
SIDR4	0	0	0	0	0	0	STIN4 CD6	STIN4 CD5	STIN4 CD4	STIN4 CD3	STIN4 CD2	STIN4 CD1	STIN4 CD0	STIN4 BD2	STIN4 BD1	STIN4 BD0
SIDR5	0	0	0	0	0	0	STIN5 CD6	STIN5 CD5	STIN5 CD4	STIN5 CD3	STIN5 CD2	STIN5 CD1	STIN5 CD0	STIN5 BD2	STIN5 BD1	STIN5 BD0
SIDR6	0	0	0	0	0	0	STIN6 CD6	STIN6 CD5	STIN6 CD4	STIN6 CD3	STIN6 CD2	STIN6 CD1	STIN6 CD0	STIN6 BD2	STIN6 BD1	STIN6 BD0
SIDR7	0	0	0	0	0	0	STIN7 CD6	STIN7 CD5	STIN7 CD4	STIN7 CD3	STIN7 CD2	STIN7 CD1	STIN7 CD0	STIN7 BD2	STIN7 BD1	STIN7 BD0
Bit		Name)							Desc	riptio	n				
15 - 10	ι	Jnuse	d	Res	erve	d. In n	ormal	functi	onal n	node, i	these	bits M	UST b	e set t	to zero	·-
9 - 3	STI	N#CD	6 - 0	The stre	bina am v	vill be	ue of delay	these /ed. T	bits re his va	efers t	ould r	not ex				the input n channel
2 - 0	STI	N#BD	2 - 0	The	bina		ue of t	these	bits re	fers to alue is						out stream
Note: # denot	es inpu	it strea	m from	0 to 7												

Table 26 - Stream Input Delay Register 0 to 7 (SIDR0 to SIDR7)

		Read/V ue: 00		Addre	ss: 11	11 _H ,	113 _H ,	115	_H , 11	7 _H ,	119 _H ,	11B	_H , 1′	1D _H ,	11F _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIDR8	0	0	0	0	0	0	STIN8 CD6	STIN8 CD5	STIN8 CD4	STIN8 CD3	STIN8 CD2	STIN8 CD1	STIN8 CD0	STIN8B BD2	STIN8B BD1	STIN8B BD0
SIDR9	0	0	0	0	0	0	STIN9 CD6	STIN9 CD5	STIN9 CD4	STIN9 CD3	STIN9 CD2	STIN9 CD1	STIN9 CD0	STIN9B BD2	STIN9B BD1	STIN9B BD0
SIDR10	0	0	0	0	0	0	STIN10 CD6	STIN10 CD5	STIN10 CD4	STIN10 CD3	STIN10 CD2	STIN10 CD1	STIN10 CD0	STIN10 BD2	STIN10 BD1	STIN10 BD0
SIDR11	0	0	0	0	0	0	STIN11 CD6	STIN11 CD5	STIN11 CD4	STIN11 CD3	STIN11 CD2	STIN11 CD1	STIN11 CD0	STIN11 BD2	STIN11 BD1	STIN11 BD0
SIDR12	0	0	0	0	0	0	STIN12 CD6	STIN12 CD5	STIN12 CD4	STIN12 CD3	STIN12 CD2	STIN12 CD1	STIN12 CD0	STIN12 BD2	STIN12 BD1	STIN12 BD0
SIDR13	0	0	0	0	0	0	STIN13 CD6	STIN13 CD5	STIN13 CD4	STIN13 CD3	STIN13 CD2	STIN13 CD1	STIN13 CD0	STIN13 BD2	STIN13 BD1	STIN13 BD0
SIDR14	0	0	0	0	0	0	STIN14 CD6	STIN14 CD5	STIN14 CD4	STIN14 CD3	STIN14 CD2	STIN14 CD1	STIN14 CD0	STIN14 BD2	STIN14 BD1	STIN14 BD0
SIDR15	0	0	0	0	0	0	STIN15 CD6	STIN15 CD5	STIN15 CD4	STIN15 CD3	STIN15 CD2	STIN15 CD1	STIN15 CD0	STIN15 BD2	STIN15 BD1	STIN15 BD0
Bit		1	Name	•						De	escripti	on				
15 - 10)	U	Inused	d	Re	serve	ed. In no	ormal fi	unction	al mod	le, thes	e bits N	IUST k	oe set t	o zero.	
9 - 3		STIN	I#CD6	6 - 0	Th str	e bina eam	will be	ie of th delaye	iese bit d. This	s refei value	rs to the	not ex				the input channel
2 - 0		STIN	N#BD2	2 - 0	Th	e bina		e of th	ese bit	s refers	s to the e is 7. 2				•	ut stream
Note: # de	enote	es input	strear	m fron	n 8 to	15										

Table 27 - Stream Input Delay Register 8 to 15 (SIDR8 to SIDR15)

	0 0																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SOCR0	0	0	0	0	0	0	0	0	0					STO0 DR2		STO0 DR0	
SOCR1	0	0	0	0	0	0	0	0	0							STO1 DR0	
SOCR2	0	0	0	0	0	0	0	0	0					STO2 DR2		STO2 DR0	
SOCR3	0	0	0	0	0	0	0	0	0							STO3 DR0	
SOCR4	0	0	0	0	0	0	0	0	0					STO4 DR2		STO4 DR0	
SOCR5	0	0	0	0	0	0	0	0	0							STO5 DR0	
SOCR6	0	0	0	0	0	0	0	0	0					STO6 DR2		STO6 DR0	
SOCR7	Ac A2 A1 A0 DR2 DR1 DR2 CR6 0 0 0 0 0 0 STOHZ6 STOHZ7 STOHZ7 </td <td>STO7 DR0</td>												STO7 DR0				
Bit	OCR6 0 0 0 0 0 0 0 0 0 STOHZ6 AC STOHZ7 AC STOHZ STOHZ AC STOHZ STOHZ																
15 - 7	R7 0																
6		STOP	IZ#AC)	STOH	Z Adva	ancer	nent C	ontrol.	When	this bit	is low, t	he adva	ancem	ent un	it is	
					15.2ns	. Whe	en this	bit is l	nigh, tl	he adva	anceme	ent unit i	s 1/4 bi	t.			
5 - 3		STOHZ	Z#A2 -	0	STOH	Z Add	litiona	al Adv	ancen	nent Bi	ts:						
						STC)HZ#A2	2-0				Ade					
						1	01-111			Reserved	1		Rese	erved			
2 - 0		STO#[)R2 -	0	Outpu	t Data	Rate	Selec	ction E	Bits:					2 1 ST00 DR2 ST00 DR1 ST01 DR2 ST01 DR1 ST02 DR2 ST02 DR1 ST03 DR2 ST03 DR1 ST04 DR2 ST04 DR1 ST05 DR2 ST06 DR1 ST06 DR2 ST06 DR1 ST07 DR2 ST07 DR1 ST08 ST07 DR1 ST09 ST07 DR1 ST08 ST07 DR1 ST09 ST07 DR1 ST08 ST07 DR1 ST09 ST07 DR1 ST08 ST07 DR1 ST09 ST07 ST09 ST07 ST09 ST07 ST09 ST07 ST09 ST07 ST09		
								STC	#DR2-0)	Output I	Data Rate	•				
									000	:			h				
									001		2.04	8 Mb/s					
									010		4.09	6 Mb/s					
									011		8.19	2 Mb/s					
								10	0 - 111		Res	erved					
Note: # der	notes	input st	ream f	rom 0	to 7												



SOCR8

SOCR9

SOCR10

SOCR11

		Read/\ ue: 00		Addre	ss: 21	0 _H ,	212 _H ,	21	4 _H ,	216 _H ,	218 _H ,	21A _H	, 21C	_H , 2′	IE _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
88	0	0	0	0	0	0	0	0	0	STOHZ8 AC	STOHZ8 A2	STOHZ8 A1	STOHZ8 A0	STO8 DR2	STO8 DR1	STO8 DR0
9	0	0	0	0	0	0	0	0	0	STOHZ9 AC	STOHZ9 A2	STOHZ9 A1	STOHZ9 A0	STO9 DR2	STO9 DR1	STO9 DR0
0	0	0	0	0	0	0	0	0	0	STOHZ10 AC	STOHZ10 A2	STOHZ10 A1	STOHZ10 A0	STO10 DR2	STO10 DR1	STO10 DR0
1	0	0	0	0	0	0	0	0	0	STOHZ11 AC	STOHZ11 A2	STOHZ11 A1	STOHZ11 A0	STO11 DR2	STO11 DR1	STO11 DR0
2	0	0	0	0	0	0	0	0	0	STOHZ12 AC	STOHZ12 A2	STOHZ12 A1	STOHZ12 A0	STO12 DR2	STO12 DR1	STO12 DR0
3	0	0	0	0	0	0	0	0	0	STOHZ13 AC	STOHZ13 A2	STOHZ13 A1	STOHZ13 A0	STO13 DR2	STO13 DR1	STO13 DR0

				г. т					1				1			
SOCR12	0	0	0	0	0	0	0	0	0	STOHZ12 AC	STOHZ12 A2	STOHZ12 A1	STOHZ12 A0	STO12 DR2	STO12 DR1	STO12 DR0
SOCR13	0	0	0	0	0	0	0	0	0	STOHZ13 AC	STOHZ13 A2	STOHZ13 A1	STOHZ13 A0	STO13 DR2	STO13 DR1	STO13 DR0
SOCR14	0	0	0	0	0	0	0	0	0	STOHZ14 AC	STOHZ14 A2	STOHZ14 A1	STOHZ14 A0	STO14 DR2	STO14 DR1	STO14 DR0
SOCR15	0	0	0	0	0	0	0	0	0	STOHZ15 AC	STOHZ15 A2	STOHZ15 A1	STOHZ15 A0	STO15 DR2	STO15 DR1	STO15 DR0
Bit			Name	e						[Descript	ion				
15 - 1	7	ι	Jnuse	d	Re	serve	d. In n	orma	l funct	tional mo	ode, thes	e bits N	IUST be	set to a	zero.	
6		ST	OHZ#	‡AC	ST	OHZ	Advan	ceme	ent Co	ntrol. WI	hen this	bit is lov	v, the adv	vancen	nent un	it is
					15.	2ns.	When	this b	oit is hi	gh, the a	advance	ment un	it is 1/4 b	oit.		
5 - 3	3	STC)HZ#A	2 - 0	ST	OHZ	Additi	onal	Adva	ncemen	t Bits:					
						Γ	STOH	Z#A2-0) A		Advanceme Z#AC = 0)	ent ,	Additional (STOH2	Advance Z#AC = 1		
								00) ns) bit		
							00		_		2 ns			4 bit		
						-	0,	10 11			5 ns 7 ns			2 bit 4 bit		
						-	-	00			0 ns			4 bit		
							101	-111		Res	erved		Res	served		
2 - 0)	STO	O#DR	2 - 0	Ou	tput	Data F	Rate S	Select	ion Bits	:					
								Γ	STO#	DR2-0	Outp	ut Data R	ate			
									00	00		STo HiZ IZ driven	high			
								_	00	01	2	.048 Mb/s				
									01	10	4	.096 Mb/s				
									0	11	8	.192 Mb/s				
									100	- 111	F	Reserved				
Note: #	denote	es inpu	ut strea	m from	1 1 8 to 1	15										
						-										

Table 29 - Stream Output Control Register 8 to 15 (SOCR8 to SOCR15)

Reset Va			Addre	ss: 20)1 _H ,	203 _H ,	20	5 _H ,	207 _H ,	20	9 _H ,	20B _H	, 20)D _H ,	20F _F	 ,
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOOR0	0	0	0	0	STO0 CD6	STO0 CD5	STO0 CD4	STO0 CD3	STO0 CD2	STO0 CD1	STO0 CD0	STO0 BD2	STO0 BD1	STO0 BD0	STO0 FA1	STO0 FA0
SOOR1	0	0	0	0	STO1 CD6	STO1 CD5	STO1 CD4	STO1 CD3	STO1 CD2	STO1 CD1	STO1 CD0	STO1 BD2	STO1 BD1	STO1 BD0	STO1 FA1	STO1 FA0
SOOR2	0	0	0	0	STO2 CD6	STO2 CD5	STO2 CD4	STO2 CD3	STO2 CD2	STO2 CD1	STO2 CD0	STO2 BD2	STO2 BD1	STO2 BD0	STO2 FA1	STO2 FA0
SOOR3	0	0	0	0	STO3 CD6	STO3 CD5	STO3 CD4	STO3 CD3	STO3 CD2	STO3 CD1	STO3 CD0	STO3 BD2	STO3 BD1	STO3 BD0	STO3 FA1	STO3 FA0
SOOR4	0	0	0	0	STO4 CD6	STO4 CD5	STO4 CD4	STO4 CD3	STO4 CD2	STO4 CD1	STO4 CD0	STO4 BD2	STO4 BD1	STO4 BD0	STO4 FA1	STO4 FA0
SOOR5	0	0	0	0	STO5 CD6	STO5 CD5	STO5 CD4	STO5 CD3	STO5 CD2	STO5 CD1	STO5 CD0	STO5 BD2	STO5 BD1	STO5 BD0	STO5 FA1	STO5 FA0
SOOR6	0	0	0	0	STO6 CD6	STO6 CD5	STO6 CD4	STO6 CD3	STO6 CD2	STO6 CD1	STO6 CD0	STO6 BD2	STO6 BD1	STO6 BD0	STO6 FA1	STO6 FA0
SOOR7	0	0	0	0	STO7 CD6	STO7 CD5	STO7 CD4	STO7 CD3	STO7 CD2	STO7 CD1	STO7 CD0	STO7 BD2	STO7 BD1	STO7 BD0	STO7 FA1	STO7 FA0
Bit		Nam	e						ļ	Desci	riptior	ı				
5 - 12		Unuse	ed	Res	served	•										
11 - 5	ST	O#CE	06-0	The stre	e bina eam is	ry valu to be	e of th advar	nese b nced. ⁻	e lay Bits bits refe This va	ers to lue sl	nould i	not exc	eed t			-
4 - 2	SI	O#BE	02-0	Ou The	tput St e binai	ream# y valu	Bit De	elay Solese b	o mean electior its refe ximum	Bits: rs to t	he nur	mber o	f bits t			
1 - 0	S	ΓO#FA	1-0	Ou	tput St	ream#	Fract	ional A	Advanc	ement	Bits					
								ST	O#FA1-0)	Advar	nced By				
									00			0				
									01			4 bit 4 bit				
									11			4 bit	_			

Table 30 - Stream Output Offset Register 0 to 7 (SOOR0 to SOOR7)

Exter Rese				ddres	s: 211 _H	, 213	з _Н , 2	215 _H ,	217 ₁	4, 2 [.]	19 _H ,	21B _H	, 211	D _H ,	21F _H ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOOR8	0	0	0	0	STO8C D6	STO8 CD5	STO8 CD4	STO8 CD3	STO8 CD2	STO8 CD1	STO8 CD0	STO8B BD2	STO8 BD1	STO8 BD0	STO8 FA1	STO8 FA0
SOOR9	0	0	0	0	STO9C D6	STO9 CD5	STO9 CD4	STO9 CD3	STO9 CD2	STO9 CD1	STO9 CD0	STO9 BD2	STO9 BD1	STO9 BD0	STO9 FA1	STO9 FA0
SOOR10	0	0	0	0	STO10 CD6	STO10 CD5	STO10 CD4	STO10 CD3	STO10 CD2	STO10 CD1	STO10 CD0	STO10 BD2	STO10 BD1	STO10 BD0	STO10 FA1	STO10 FA0
SOOR11	0	0	0	0	STO11 CD6	STO11 CD5	STO11 CD4	STO11 CD3	STO11 CD2	STO11 CD1	STO11 CD0	STO11 BD2	STO11 BD1	STO11 BD0	STO11 FA1	STO11 FA0
SOOR12	0	0	0	0	STO12 CD6	STO12 CD5	STO12 CD4	STO12 CD3	STO12 CD2	STO12 CD1	STO12 CD0	STO12 BD2	STO12 BD1	STO12 BD0	STO12 FA1	STO12 FA0
SOOR13	0	0	0	0	STO13 CD6	ST013 ST013 <th< td=""><td>3 STO13 FA0</td></th<>										3 STO13 FA0
SOOR14	0	0	0	0	STO14 CD6	STO14 CD5										
SOOR15	0	0	0	0	STO15 CD6	STO15 CD5	STO1 CD4	STO15 CD3	STO15 CD2	STO15 CD1	STO15 CD0	STO15 BD2	STO15 BD1	STO15 BD0	STO15 FA1	STO15 FA0
Bit			Name							Desc	riptio	n				
15 - 12	2	ι	Jnused	ł	Reser	ved.										
11 - 5		STO	O#CD6	6-0	The b strear	inary v n is to	alue c be adv	vanced	e bits re . This v	efers to value s	should		ceed th		hat the imum c	•
4 - 2		ST	O#BD2	2-0	The b	inary v	alue o		bits re	fers to	the nu				output ancem	
1 - 0		ST	O#FA1	1-0	Outpu	t Strea	m# Fra	actiona	l Advar	ncemei	nt Bits					
								S	STO#FA	1-0	Adva	nced By				
									00			0				
									01			4 bit				
									10		2/	4 bit				
									11		~	4 bit				

Table 31 - Stream Output Offset Register 8 to 15 (SOOR8 to SOOR15)

8.0 Memory Address Mappings

When A11 is high, the data or the connection memory can be accessed by the microprocessor port. The Bit 0 to Bit 2 in the control register determine the access to the data or connection memory

MSB (Note 1)			Stream / (ST. ((Channe (Ch	el Addr 0-127)	ess	
External Address (A11)	A10	A9	A8	A7	Stream #	A6	A5	A4	A3	A2	A1	A0	Channel #
1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1	0 0 0 1 1 1 1 1 1	0 0 1 1 0 0 1 1 0	0 1 0 1 0 0 1	Stream 0 Stream 1 Stream 2 Stream 3 Stream 4 Stream 5 Stream 6 Stream 7 Stream 8	0 0 0 0 0 0 0 0 0 0 0 0 0 1 1	0 0 0 1 1 1 1 1 1 1	0 0 1 1 0 0 1 1 1 1	0 0 1 1 0 0 1 1 1	0 0 1 1 0 0 1 1 1	0 0 1 1 0 0 1 1 1 1	0 1 0 1 0 1 0 1 0 1	Ch 0 Ch 1 Ch 30 Ch 31 (Note 2) Ch 32 Ch 32 Ch 33 Ch 62 Ch 63 (Note 3) Ch 126 Ch 127 (Note 4)

Table 32 - Address Map for Memory Locations (512x512 DX, MSB of address = 1)

9.0 Connection Memory Bit Assignment

When the CMM bit (Bit0) is zero, the connection is in normal switching mode. When the CMM bit is one, the connection memory is in special transmission mode.




Table 33 - Connection Memory Bit Assignment when the CMM bit = 0

11 10 0 MSG7 Name Unused	MSG6 MSC		6 MSG3	5 MSG2	MSG1	3 MSG0	2 PCC1	1 PCC0	0 CMM =1]		
Name Unused			MSG3			MSG0	PCC1	PCC0]		
Unused	Reserved			D								
	Reserve											
M007.0												
MSG7-0	67-0 Message Data Bits: 8-bit data for the message mode.											
PCC1-0	Per-Char	-Channel Control Bits: These two bits control outputs.										
		Γ	PCC	PCC0		Output						
			0	0	Per Cl	nannel Tris	tate					
		_	0	1	Mes	sage Mod	е					
			1	0	BEF	R Test Mod	е					
		1 1 Reserved										
0 CMM=1 Connection Memory Mode = 1. If this bit is set high, the connection memory is in the per-channel control mode which is per-channel tristate, per-channel message mode or per-channel BER mode.									-			
	PCC1-0 CMM=1	CMM=1 Connect is in the p	CMM=1 Connection Memoris in the per-chann	CMM=1 Connection Memory Mo is in the per-channel contr	PCC PCC0 0 0 0 1 1 0 1 1 CMM=1 Connection Memory Mode = 1. If is in the per-channel control mode	PCC PCC0 0 0 Per Cl 0 1 Mes 1 0 BEF 1 1 F CMM=1 Connection Memory Mode = 1. If this bit is in the per-channel control mode which	PCC PCC0 Output 0 0 Per Channel Tris 0 1 Message Mode 1 0 BER Test Mode 1 1 Reserved CMM=1 Connection Memory Mode = 1. If this bit is set h is in the per-channel control mode which is per-cl	PCC PCC0 Output 0 0 Per Channel Tristate 0 1 Message Mode 1 0 BER Test Mode 1 1 Reserved CMM=1 Connection Memory Mode = 1. If this bit is set high, the is in the per-channel control mode which is per-channel	PCC PCC0 Output 0 0 Per Channel Tristate 0 1 Message Mode 1 0 BER Test Mode 1 1 Reserved CMM=1 Connection Memory Mode = 1. If this bit is set high, the connection is in the per-channel control mode which is per-channel tristate,	PCC PCC0 Output 0 0 Per Channel Tristate 0 1 Message Mode 1 0 BER Test Mode 1 1 Reserved CMM=1 Connection Memory Mode = 1. If this bit is set high, the connection me is in the per-channel control mode which is per-channel tristate, per-channel		

Table 34 - Connection Memory Bits Assignment when the CMM bit = 1

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max	Units
1	I/O Supply Voltage	V _{DD}	-0.5	5.0	V
2	Input Voltage	V _{I_3V}	-0.5	V _{DD} + 0.5	V
3	Input Voltage (5V tolerant inputs)	V _{I_5V}	-0.5	7.0	V
4	Continuous Current at digital outputs	I _o		15	mA
5	Package power dissipation	PD		0.75	W
6	Storage temperature	Τ _S	- 55	+125	°C

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Characteristics	Sym	Min.	Typ.‡	Мах	Units
1	Operating Temperature	T _{OP}	-40	25	+85	°C
2	Positive Supply	V _{DD}	3.0	3.3	3.6	V
3	Input Voltage	VI	0		V _{DD}	V
4	Input Voltage on 5V Tolerant Inputs	V _{I_5V}	0		5.5	V

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics[†] - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

	Characteristics	Sym	Min.	Тур‡	Max	Units	Test Conditions
1	Supply Current	I _{DD}			250	mA	Output unloaded
2	Input High Voltage	V _{IH}	2.0			V	
3	Input Low Voltage	V _{IL}			0.8	V	
4	Input Leakage (input pins) Input Leakage (bi-directional pins)	I _{IL} I _{BL}			5 5	μΑ μΑ	0≤ <v<sub>IN≤V_{DD_IO} See Note 1</v<sub>
5	Weak Pullup Current	I _{PU}		-33		μA	Input at 0V
6	Weak Pulldown Current	I _{PD}		33		μA	Input at V _{DD_IO}
7	Input Pin Capacitance	CI		3		pF	
8	Output High Voltage	V _{OH}	2.4			V	I _{OH} = 10mA
9	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 10mA
10	Output High Impedance Leakage	I _{OZ}			5	μA	0 < V < V _{DD}
11	Output Pin Capacitance	C _O		5	10	pF	

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.

* Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (VIN).

AC Electrical Characteristics[†] - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym	Level	Units	Conditions
1	CMOS Threshold	V _{CT}	0.5V _{DD_IO}	V	
2	Rise/Fall Threshold Voltage High	V_{HM}	0.7V _{DD_IO}	V	
3	Rise/Fall Threshold Voltage Low	V_{LM}	0.3V _{DD_IO}	V	

† Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - \overline{FPi} and \overline{CKi} Timing when CKIN2 to 0 bits = 000

	Characteristic	Sym	Min.	Typ [‡]	Мах	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	20		40	ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	20		40	ns	
4	CKi Input Clock Period	t _{CKIP}	55	61	67	ns	
5	CKi Input Clock High Time	t _{СКІН}	27		33	ns	
6	CKi Input Clock Low Time	t _{CKIL}	27		33	ns	
7	CKi Input Clock Rise/Fall Time	t _{rCKi} , t _{fCKi}	0		3	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - \overline{FPi} and \overline{CKi} Timing when CKIN2 to 0 bits = 001

	Characteristic	Sym	Min.	Typ‡	Max	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	45		90	ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	45		90	ns	
4	CKi Input Clock Period	t _{CKIP}	110	122	135	ns	
5	CKi Input Clock High Time	t _{CKIH}	63		69	ns	
6	CKi Input Clock Low Time	t _{CKIL}	63		69	ns	
7	CKi Input Clock Rise/Fall Time	t _{rCKi} , t _{fCKi}	0		3	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3V and3 are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics - \overline{FPi} and \overline{CKi} Timing when CKIN2 to 0 bits = 010

	Characteristic	Sym	Min.	Тур‡	Max	Units	Notes
1	FPi Input Frame Pulse Width	t _{FPIW}	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t _{FPIS}	110		135	ns	
3	FPi Input Frame Pulse Hold Time	t _{FPIH}	120		145	ns	
4	CKi Input Clock Period	t _{CKIP}	220	244	270	ns	
5	CKi Input Clock High Time	t _{CKIH}	110		135	ns	
6	CKi Input Clock Low Time	t _{CKIL}	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t _{rCKi} , t _{fCKi}	0		3	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.




Figure 32 - Frame Pulse Input and Clock Input Timing Diagram

AC Electrical Characteristics[†] - Frame Boundary Timing with Input Clock Cycle-to-cycle Variation

	Characteristic	Sym	Min.	Тур‡	Max	Units	Notes
1	CKi Input Clock cycle-to-cycle variation	t _{CKV}	0		50	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.




Figure 33 - Frame Boundary Timing with Input Clock (cycle-to-cycle) Variation

AC Electrical Characteristics † - Frame Boundary Timing with Input Frame Pulse Cycle-to-cycle Variation

	Characteristic	Sym	Min.	Тур‡	Мах	Units	Notes
1	FPi Input Frame Pulse cycle-to-cycle variation	t _{FPV}	0		50	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.




Figure 34 - Frame Boundary Timing with Input Frame Pulse (cycle-to-cycle) Variation

AC Electrical Characteristics † - XTALi Input Timing when Clock Oscillator is connected

	Characteristic	Sym	Min.	Тур‡	Мах	Units	Notes
1	C20i Input Clock Period	t _{C20MP}	49.995	50	50.005	ns	
2	C20i Input Clock High Time	t _{C20MH}	20		30	ns	
3	C20i Input Clock Low Time	t _{C20ML}	20		30	ns	
4	C20i Input Rise/Fall Time	t _{rC20M} , t _{fC20M}		2		ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.





Figure 35 - XTALi Input Timing Diagram when Clock Oscillator is connected

AC Electrical Characteristics - Reference Input Timing

	Characteristic	Sym	Min.	Тур	Max	Units	Notes
1	REF Period	t _{R8KP}	122	125	128	μs	
2	REF High Time	^t R8KH	0.09		127.91	μs	8kHz
3	REF Low Time	^t R8KL	0.09		127.91	μs	Mode
4	REF Rise/Fall Time	^t rR8K, ^t fR8K	0		20	ns	
5	REF Period	^t R2MP	370	488	605	ns	
6	REF High Time	t _{R2MH}	90	244	515	ns	2.048MHz
7	REF Low Time	^t R2ML	90	244	515	ns	Mode
8	REF Rise/Fall Time	^t rR2M, ^t fR2M	0		20	ns	
9	REF Period	^t R1M5P	490	648	805	ns	
10	REF High Time	^t R1M5h	90	324	715	ns	1.544MHz
11	REF Low Time	^t R1M5L	90	324	715	ns	Mode
12	REF Rise/Fall Time	^t rR1M5 [,] ^t fR1M5	0		20	ns]











Figure 37 - Reference Input Timing Diagram when the input frequency = 2.048MHz



AC Electrical Characteristics - Input and Output Frame Boundary Alignment

	Characteristic	Sym	Min.	Тур	Max	Units	Notes
1	Input and Output Frame Offset in DPLL Master Mode	^t FBOS	-20		0	ns	Input reference is internal 8kHz derived from \overline{FPi} and \overline{CKi} . Measured when there is no jitter on the \overline{CKi} and \overline{FPi} inputs.
2	Input and Output Frame Offset in DPLL Bypass Mode	^t FBOS	1		18	ns	Measured when there is no jitter on the CKi and FPi inputs.





AC Electrical Characteristical		I CKAO Timina who	
AC Electrical Characteristics	· - FPOU and	i CROU LIMINA WNE	

	Characteristic	Sym	Min.	Typ [‡]	Max	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	220	244	270	ns	
2	FPo0 Output Delay from the CKo0 falling edge to the output frame boundary	t _{FODF0}	115		130	ns	C _L =30pF
3	FPo0 Output Delay from the output frame boundary to the CKo0 Rising edge	t _{FODR0}	115		130	ns	
4	CKo0 Output Clock Period	t _{CKP0}	220	244	270	ns	
5	CKo0 Output High Time	t _{CKH0}	115		130	ns	C _L =30pF
6	CKo0 Output Low Time	t _{CKL0}	115		130	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			10	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - $\overline{FPo0}$ and $\overline{CKo0}$ Timing when CKFP0 = 1

	Characteristic	Sym	Min.	Typ‡	Max	Units	Notes
1	FPo0 Output Pulse Width	t _{FPW0}	108	122	140	ns	
2	FPo0 Output Delay from the CKo0 falling edge to the output frame boundary	t _{FODF0}	54		68	ns	C _L =30pF
3	FPo0 Output Delay from the output frame boundary to the CKo0 Rising edge	t _{FODR0}	54		68	ns	
4	CKo0 Output Clock Period	t _{CKP0}	108	122	140	ns	
5	CKo0 Output High Time	t _{CKH0}	54		69	ns	C _L =30pF
6	CKo0 Output Low Time	t _{CKL0}	54		69	ns	
7	CKo0 Output Rise/Fall Time	t _{rCK0} , t _{fCK0}			10	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.




Figure 40 - FPo0 and CKo0 Timing Diagram

AC Electrical Characteristics[†] - $\overline{FPo1}$ and $\overline{CKo1}$ Timing when CKFP1 = 0

	Characteristic	Sym	Min.	Typ‡	Max	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	47	61	75	ns	
2	FPo1 Output Delay from the CKo1 falling edge to the output frame boundary	t _{FODF1}	20		40	ns	C _L =30pF
3	FPo1 Output Delay from the output frame boundary to the CKo1 Rising edge	t _{FODR1}	20		40	ns	
4	CKo1 Output Clock Period	t _{CKP1}	47	61	75	ns	
5	CKo1 Output High Time	t _{CKH1}	20		40	ns	C _L =30pF
6	CKo1 Output Low Time	t _{CKL1}	20		40	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			10	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - $\overline{FPo1}$ and $\overline{CKo1}$ Timing when CKFP1 = 1

	Characteristic	Sym	Min.	Typ‡	Max	Units	Notes
1	FPo1 Output Pulse Width	t _{FPW1}	108	122	140	ns	
2	FPo1 Output Delay from the CKo1 falling edge to the output frame boundary	t _{FODF1}	54		68	ns	C _L =30pF
3	FPo1 Output Delay from the output frame boundary to the CKo1 Rising edge	t _{FODR1}	54		68	ns	
4	CKo1 Output Clock Period	t _{CKP1}	108	122	140	ns	
5	CKo1 Output High Time	t _{CKH1}	54		69	ns	C _L =30pF
6	CKo1 Output Low Time	t _{CKL1}	54		69	ns	
7	CKo1 Output Rise/Fall Time	t _{rCK1} , t _{fCK1}			10	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

[‡] Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.




Figure 41 - FPo1 and CKo1 Timing Diagram

AC Electrical Characteristics[†] - $\overline{FPo2}$ and $\overline{CKo2}$ Timing when CKFP2 = 0

	Characteristic	Sym	Min.	Typ [‡]	Max	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	15	30	45	ns	
2	FPo2 Output Delay from the CKo2 falling edge to the output frame boundary	t _{FODF2}	8		22	ns	C _L =30pF
3	FPo2 Output Delay from the output frame boundary to the CKo2 Rising edge	t _{FODR2}	8		22	ns	
4	CKo2 Output Clock Period	t _{CKP2}	15	30	45	ns	
5	CKo2 Output High Time	t _{CKH2}	8		22	ns	C _L =30pF
6	CKo2 Output Low Time	t _{CKL2}	8		22	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			7	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.


[‡] Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.


AC Electrical Characteristics[†] - $\overline{FPo2}$ and $\overline{CKo2}$ Timing when CKFP2 = 1

	Characteristic	Sym	Min.	Typ‡	Мах	Units	Notes
1	FPo2 Output Pulse Width	t _{FPW2}	47	61	75	ns	
2	FPo2 Output Delay from the CKo2 falling edge to the output frame boundary	t _{FODF2}	20		40	ns	C _L =30pF
3	FPo2 Output Delay from the output frame boundary to the CKo2 Rising edge	t _{FODR2}	20		40	ns	
4	CKo2 Output Clock Period	t _{CKP2}	47	61	75	ns	
5	CKo2 Output High Time	t _{CKH2}	20		40	ns	C _L =30pF
6	CKo2 Output Low Time	t _{CKL2}	20		40	ns	
7	CKo2 Output Rise/Fall Time	t _{rCK2} , t _{fCK2}			10	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.





AC Electrical Characteristics[†] - ST-BUS Input Timing

	Characteristic	Sym	Min.	Typ [‡]	Max	Units	Test Conditions
1	STi Setup Time 2.048Mb/s 4.096Mb/s 8.192Mb/s	t _{SIS2} t _{SIS4} t _{SIS8}	3 3 3			ns ns ns	
2	STi Hold Time 2.048Mb/s 4.096Mb/s 8.192Mb/s	t _{SIH2} t _{SIH4} t _{SIH8}	3 3 3			ns ns ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.




Figure 43 - ST-BUS Inputs (STi0 - 15) Timing Diagram

AC Electrical Characteristics[†] - ST-BUS Output Timing

	Characteristic	Sym	Min.	Typ [‡]	Max	Units	Test Conditions
1	STo Delay - Active to Active @2.048Mb/s @4.096Mb/s @8.192Mb/s	t _{SOD2} t _{SOD4} t _{SOD8}			10 10 10	ns ns ns	C _L = 30pF

† Characteristics are over recommended operating conditions unless otherwise stated.

‡ Typical figures are at 25°C, V_{DD} at 3.3V and are for design aid only: not guaranteed and not subject to production testing.




Figure 44 - ST-BUS Outputs (STo0 - 15) Timing Diagram

AC Electrical Characteristics[†] - ST-BUS Output Tristate Timing

	Characteristic	Sym	Min.	Тур‡	Мах	Units	Test Conditions
1	STo Delay - Active to High-Z STo Delay - High-Z to Active 2.048 Mb/s 4.096 Mb/s 8.192 Mb/s	t _{DZ,} t _{ZD}			15 15 15	ns ns ns	R _L =1K, C _L =30pF, See Note 1.
2	Output Driver Enable (ODE) Delay - High-Z to Active 2.048 Mb/s 4.096 Mb/s 8.192 Mb/s	t _{ZD_ODE}			45 45 45	ns ns ns	
2	Output Driver Disable (ODE) Delay - Active to High-Z 2.048 Mb/s 4.096 Mb/s 8.192 Mb/s	t _{DZ_ODE}			30 30 30	ns ns ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

⁺ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 * Note 1: High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cancel the time taken to discharge C_L.




Figure 45 - Serial Output and External Control





Figure 46 - Output Driver Enable (ODE)

AC Electrical Characteristics - Motorola Non-Multiplexed Bus Mode

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions ²
1	CS setup from DS falling	t _{CSS}	0			ns	
2	R/W setup from DS falling	t _{RWS}	10			ns	
3	Address setup from DS falling	t _{ADS}	5			ns	
4	$\overline{\text{DS}}$ delay from the rising edge of $\overline{\text{DTA}}$ to the falling edge of the $\overline{\text{DS}}$	t _{DSD}	50			ns	
5	$\overline{\text{CS}}$ delay from the rising edge of $\overline{\text{DTA}}$ to the falling edge of the $\overline{\text{CS}}$	t _{CSD}	50			ns	
6	CS hold after DS rising	t _{CSH}	0			ns	
7	R/W hold after DS rising	t _{RWH}	0			ns	
8	Address hold after DS rising	t _{ADH}	0			ns	
9	Data setup from DTA Low on Read	t _{DDR}	20			ns	C _L =30pF
10	Data hold on read	t _{DHR}	9			ns	C _L =30pF, R _L =1K (Note 1)
11	Data setup from DS falling on write	t _{WDS}	10			ns	
12	Data hold on write	t _{DHW}	0			ns	
13	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory	t _{AKD}			120/105 200/150	ns ns	C _L =30pF C _L =30pF
14	Acknowledgment Hold Time	t _{AKH}			20	ns	C _L =30pF, R _L =1K (Note 1)

Note 1: High Impedance is measured by pulling to the appropriate rail with R_L, with timing corrected to cance<u>l time</u> taken to discharge C_L. Note 2: A delay of 600 microseconds must be applied before the first microprocessor access is performed after the RESET pin is set high.



Figuro	17 -	Motorola	Non-Multi	nlovod	Rue	Timina
rigure	4/ -	woluroia	Non-Multi	piezeu	Dus	rinning

AC Electrical Characteristics[†] - JTAG Test Port and Reset Pin Timing

	Characteristic	Sym	Min.	Тур	Max	Units	Notes
1	TCK Clock Period	t _{TCKP}	100			ns	
2	TCK Clock Pulse Width High	t _{тскн}	80			ns	
3	TCK Clock Pulse Width Low	t _{TCKL}	80			ns	
4	TMS Set-up Time	t _{TMSS}	10			ns	
5	TMS Hold Time	t _{TMSH}	10			ns	
6	TDi Input Set-up Time	t _{TDIS}	20			ns	
7	TDi Input Hold Time	t _{TDIH}	60			ns	
8	TDo Output Delay	t _{TDOD}		25		ns	C _L =30pF
9	TRST pulse width	t _{TRSTW}	200			ns	
10	Reset pulse width	t _{RSTW}	1.0			ms	

†Characteristics are over recommended operating conditions unless otherwise stated.




Figure 48 - JTAG Test Port Timing Diagram






Figure 49 - Reset Pin Timing Diagram



- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm.
- 4. Dimension D1 and E1 do not include mould protrusion.
- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.08 mm max.

© Zarlink Semiconductor 2002 All rights reserved.			eserved.			Package Code
ISSUE	1	2	3		Previous package codes	Package Outline for 160 Lead
ACN	201652	207156	213835	SEMICONDUCTO		LQFP (QC) (24x24x1.4)mm + 2.0mm (footprint)
DATE	12Dec96	16Jul99	11Dec02			
APPRD.						GPD00269





For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE