



32K x 24 Static RAM Module

Features

- High-density 768-kilobit SRAM module
- High-speed CMOS SRAMs
 - Access time of 15 ns
- 56-pin, 0.5-inch-high ZIP package
- Low active power
 - 1.8W (max. for $t_{AA} = 25$ ns)
- SMD technology
- TTL-compatible inputs and outputs
- Commercial temperature range
- Small PCB footprint
 - 0.66 sq. in.

constructed using three 32K x 8 static RAMs in SOJ packages mounted onto an epoxy laminate board with pins.


Writing to the device is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the input/output pins (I/O_0 through I/O_{23}) of the device is written into the memory location specified on the address pins (A_0 through A_{14}).

Reading the device is accomplished by taking the chip select (\overline{CS}) and output enable (\overline{OE}) LOW while write enable (\overline{WE}) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the input/output pins.

The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable is HIGH.

Functional Description

The CYM1720 is a high-performance 768-kilobit static RAM module organized as 32K words by 24 bits. This module is



Selection Guide

	1720-15	1720-20	1720-25	1720-30	1720-35
Maximum Access Time (ns)	15	20	25	30	35
Maximum Operating Current (mA)	450	450	330	330	330
Maximum Standby Current (mA)	120	120	60	60	60

Shaded area contains preliminary information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -55°C to +125°C
 Ambient Temperature with Power Applied..... -10°C to +85°C
 Supply Voltage to Ground Potential -0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State.....-0.5V to +7.0V

DC Input Voltage-0.5V to +7.0V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CYM1720-15, 20		CYM1720-25, 30, 35		Unit
			Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC}	2.2	V _{CC}	V
V _{IL}	Input LOW Voltage		-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-20	+20	-20	+20	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-10	+10	-10	+10	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, CS ≤ V _{IL}		450		330	mA
I _{SB1}	Automatic CS Power-Down Current ^[1]	Max. V _{CC} , CS ≥ V _{IH} , Min. Duty Cycle = 100%		120		60	mA
I _{SB2}	Automatic CS Power-Down Current ^[1]	Max. V _{CC} , CS ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V		90		60	mA

Shaded area contains preliminary information.



Capacitance^[2]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	35	pF
C _{OUT}	Output Capacitance		25	pF


Notes:

1. A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
2. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



Switching Characteristics Over the Operating Range^[3]

Parameter	Description	1720-15		1720-20		1720-25		1720-30		1720-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
t _{RC}	Read Cycle Time	15		20		25		30		35		ns
t _{AA}	Address to Data Valid		15		20		25		30		35	ns
t _{OHA}	Data Hold from Address Change	3		3		3		3		3		ns
t _{ACS}	\overline{CS} LOW to Data Valid		15		20		25		30		35	ns
t _{DOE}	\overline{OE} LOW to Data Valid		8		10		10		15		18	ns
t _{LZOE}	\overline{OE} LOW to Low Z	0		0		0		0		0		ns
t _{HZOE}	\overline{OE} HIGH to High Z		6		8		10		20		20	ns
t _{LZCS}	\overline{CS} LOW to Low Z ^[4]	3		3		3		5		3		ns
t _{HZCS}	\overline{CS} HIGH to High Z ^[4, 5]		6		8		20		20		20	ns
t _{PU}	\overline{CS} LOW to Power-Up	0		0		0		0		0		ns
t _{PD}	\overline{CS} HIGH to Power-Down		15		20		25		25		30	ns
WRITE CYCLE^[6]												
t _{WC}	Write Cycle Time	15		20		25		30		35		ns
t _{SCS}	\overline{CS} LOW to Write End	10		12		20		25		30		ns
t _{AW}	Address Set-Up to Write End	10		12		20		25		30		ns
t _{HA}	Address Hold from Write End	1		2		2		5		5		ns
t _{SA}	Address Set-Up to Write Start	1		2		5		5		5		ns
t _{PWE}	\overline{WE} Pulse Width	10		12		20		25		25		ns
t _{SD}	Data Set-Up to Write End	9		10		12		18		18		ns
t _{HD}	Data Hold from Write End	1		2		2		3		3		ns
t _{LZWE}	\overline{WE} HIGH to Low Z	3		3		5		5		5		ns
t _{HZWE}	\overline{WE} LOW to High Z ^[5]	0	8	0	8	0	10	0	15	0	15	ns


Shaded area contains preliminary information.

Notes:

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device.
- t_{HZOE}, t_{HZCS}, and t_{LZCE} are specified with C_L = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured ±500 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


Switching Waveforms

Read Cycle No. 1 [7,8]




1720-5

Read Cycle No. 2 [7,9]



1720-6

Write Cycle No. 1 (WE Controlled) [6,10]




1720-7

Notes:

7. \overline{WE} is HIGH for read cycle.
8. Device is continuously selected, $\overline{CS} = V_{IL}$ and $\overline{OE} = V_{IL}$.
9. Address valid prior to or coincident with \overline{CS} transition LOW.
10. Data I/O will be high impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms (continued)

Write Cycle No. 2 (\overline{CS} Controlled) ^[6,10,11]



1720-4

Note:

- 11. If \overline{CS} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.

Truth Table

CS	WE	OE	Input/Outputs	Mode
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read Word
L	L	X	Data In	Write Word
L	H	H	High Z	Deselect


Ordering Information

Speed	Ordering Code	Package Name	Package Type	Operating Range
15	CYM1720PZ-15C	PZ05	56-Pin ZIP Module	Commercial
20	CYM1720PZ-20C	PZ05	56-Pin ZIP Module	Commercial
25	CYM1720PZ-25C	PZ05	56-Pin ZIP Module	Commercial
30	CYM1720PZ-30C	PZ05	56-Pin ZIP Module	Commercial
35	CYM1720PZ-35C	PZ05	56-Pin ZIP Module	Commercial

Document #: 38-M-00021-A

Package Diagram

56-Pin ZIP Module PZ05



DIMENSIONS IN INCHES

MIN.
MAX.