
MULTISTANDARD VIDEO DECODER/SCALER

The S5D2650 converts analog NTSC, PAL or SECAM video in composite, S-video, or component format to digitized component video. Output data can be selected for CCIR 601 or square pixel sample rates in either YCbCr or RGB formats. The digital video can be scaled down in both the horizontal and vertical directions. The S5D2650 also decodes Intercast, Teletext, Closed Caption, and SMPTE data with a built-in bit data slicer. Digitized CVBS data can be output directly during VBI for external processing.

FEATURES

- Accepts NTSC-M/N/4.43, PAL-M/N/B/G/H/I/D/K/L and SECAM formats with auto detection
- 6 analog inputs: 2 S-video, 4 composite, or 2 3-wire YPbPr component video
- YPbPr Progressive input support(720x480p)
- 3-line luma and chroma comb filters including adaptive luma comb for NTSC
- Programmable luma bandwidth, contrast, brightness, and edge enhancement
- Programmable chroma bandwidth, hue, and saturation
- High quality horizontal and vertical down scaler
- Intercast, Teletext and Closed Caption decoding with built-in bit slicer
- Direct output of digitized CVBS during VBI for Intercast application
- Analog square pixel or CCIR 601 sample rates
- Output in 4:4:4, 4:2:2, or 4:1:1 YCbCr component, or 24-bit or 16-bit RGB formats with dithering
- YCbCr 4:2:2 output can be 8 or 16 bits wide with embedded timing reference code support for 8-bit mode
- Simultaneous scaled and non-scaled digital output ports outputs for 8-bit mode.
- Direct access to scaler via bi-directional digital port.
- Programmable Gamma correction table
- Programmable timing signals
- Industry standard IIC interface



ORDERING INFORMATION

Device	Package	Temperature Range
S5D2650	100 PQFP	0°~+70°C

APPLICATIONS


- Multimedia
- Digital Video
- Video Capture/Editing
- LCD-TV
- Surveillance system

RELATED PRODUCTS

- KS0123 MULTISTANDARD VIDEO ENCODER
- KS0125 MULTISTANDARD VIDEO ENCODER
- KS0127B VIDEO DECODER



BLOCK DIAGRAM






S5D2650 Data Sheet

MULTIMEDIA VIDEO

PIN ASSIGNMENT - 100 PQFP





PIN DESCRIPTI O N

Pin Name	Pin #	Туре	Description
ANALOG PINS,	Reference CLOC	K and R	ESET
AY0	84	I	1 of 4 CVBS or 1of 2 S-video Y inputs or 1of 2 component Y inputs.
AY1	86	I	1 of 4 CVBS or 1of 2 S-video Y inputs or 1of 2 component Y inputs.
ACR0	88	I	1 of 4 CVBS input or 1 of 2 component Pr input
ACR1	90	I	1 of 4 CVBS input or 1 of 2 component Pr input
ACB0	92	I	1 of 2 S-video C inputs or 1 of 2 component Pb input
ACB1	94	I	1 of 2 S-video C inputs or 1 of 2 component Pb input
COMP2	97	0	Internal 1.3 V reference (requires an external 0.1 μF capacitor connected to VSS).
FILT	99	0	Loop filter output for PLL
XTALI	7	I	Crystal or TTL clock input.(24.576MHz or 26.8MHz)
XTALO	8	0	Crystal output.
RSTB	10	I	Chip reset. Active low signal.(5V tolerant Input Pin)
INPUT, OUTPUT	and Bi-Directiona	al Pins	(All output pins can be selectively tri-stated)
Y0 - Y7, C0 - C7	45-48,53-56,33- 39,44	0	Y[7:0] : Y outputs for CCIR601 or Green out for 24 Bit RGB mode. C[7:0] : Cb/Cr outputs for CCIR601 or Blue out for 24 Bit RGB mode.
EXV0 - EXV7	16,27,28,61-63, 68,71	I/O	Expanded digital video I/O port. Red data out for 24 Bit RGB mode or 8 Bit input of CCIR 656 input mode.
HS1	26	I/O	Programmable horizontal sync signal. When the EXV port is configured as an input, this pin can be programmed as an input. (default : Output)
HS2	76	0	Programmable horizontal sync signal. (Same as HS1)
VS	23	I/O	Programmable vertical sync signal. When the EXV port is configured as an input, this pin can be programmed as an input. (default : Output)
HAV	25	0	Programmable horizontal active video signal.
VAV	3	0	Programmable vertical active video signal.
EHAV	5	0	Valid pixel data flag for horizontal scale down. Active when output video data is valid.
EVAV	4	0	Valid line data flag for vertical scale down. Active when output video line is valid.
ODD	22	0	Odd field flag. Polarity is programmable.
		1	



PIN DESCRIPTION (Continued)

Pin Name	Pin #	Туре	Description
PID	17	0	PAL ID flag. Pahse Alternate Line flag
OEN	15	I	Output data, timing and clock 3-state output control. (Default : tied to VDD)
СК	18	I/O	System clock. (Default : 27MHz output. When the EXV port is used as an input, this can be programmed as an input system clock.)
CK2	21	0	Pixel rate output clock (Default : 13.5 MHz)
CCDAT	73	0	Sliced VBI data output. Data can be from Closed Caption, Teletext, Intercast, or WSS type encoded data.
CCEN	74	0	When high, this pin indicates that valid VBI data is being clocked out at the CCDAT pin or at the digital video output.
MULTI-PURPOSE	I/O PORTS		
PORTA	58	I/O	Multi-purpose I/O portA.
PORTB(SCH)	24	I/O	Multi-purpose I/O portB.

HOST INTERFACE

SCLK	75	I	Serial clock for IIC host interface. (5V tolerant schmitt trigger pin)
SDAT	72	I/O	Serial data for IIC host interface.(5V tolerant schmitt triggered open drain Pins)
AEX0 - AEX1	69 - 70		Device ID selection for IIC host interface.

POWER AND GROUND

VDD3	9,20,59	3.3V	Digital power supply for input, output buffers.
VDD1	11,12,42,43,66, 67	1.8V	Digital power supply for core logic.
VDDA	85,89,93	3.3V	Analog power supply for ADC, AGC and reference circuits.
VDDP	98	3.3V	Analog power supply for clock generation circuit(PLL).
VSS	1,2,6,13,14,19, 40,41,49-52,60, 64,65,77-80, 81-83,87,91,95, 96	GND	Common ground.
VSSP	100	GND	Common ground for PLL.



PIN DESCRIPTION (Continued)

Pin Name	Pin #	Туре	Description
TEST			
TEST0	29	I	Test pin 0. For normal use, this pin should be connected to VSS.
TEST1	30	I	Test pin 1. For normal use, this pin should be connected to VSS.
TEST2	57	I	Test pin 2. For normal use, this pin should be connected to VSS.
SCANEN	31	I	SCAN Mode Test pin.For normal use, this pin should be connected to VSS.
СКЕ	32	Ι	For Test TBC function. For normal use, this pin should be connected to VSS.



PIN CROSS REFERENCE: NUMERICAL ORDER BY PIN NUMBER

Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name
1	VSS	26	HS1	51	VSS	76	HS2
2	VSS	27	EXV1	52	VSS	77	VSS
3	VAV	28	EXV2	53	Y4	78	VSS
4	EVAV	29	TEST0	54	Y5	79	VSS
5	EHAV	30	TEST1	55	Y6	80	VSS
6	VSS	31	SCANEN	56	Y7	81	VSS
7	XTALI	32	CKE	57	TEST2	82	VSS
8	XTALO	33	CO	58	PORTA	83	VSS
9	VDD3	34	C1	59	VDD3	84	AY0
10	RST	35	C2	60	VSS	85	VDDA
11	VDD1	36	C3	61	EXV3	86	AY1
12	VDD1	37	C4	62	EXV4	87	VSS
13	VSS	38	C5	63	EXV5	88	ACR0
14	VSS	39	C6	64	VSS	89	VDDA
15	OEN	40	VSS	65	VSS	90	ACR1
16	EXV0	41	VSS	66	VDD1	91	VSS
17	PID	42	VDD1	67	VDD1	92	ACB0
18	СК	43	VDD1	68	EXV6	93	VDDA
19	VSS	44	C7	69	AEX0	94	ACB1
20	VDD3	45	Y0	70	AEX1	95	VSS
21	CK2	46	Y1	71	EXV7	96	VSS
22	ODD	47	Y2	72	SDAT	97	COMP2
23	VS	48	Y3	73	CCDAT	98	VDDP
24	PORTB(SCH)	49	VSS	74	CCEN	99	FILT
25	HAV	50	VSS	75	SCLK	100	VSSP



1. FUNCTIONAL DESCRIPTION

1.1. VIDEO INPUT

The S5D2650 supports complete video decoding of many analog video standards. In addition, the chip can support direct 8-bit YCbCr input for high quality video scaling and other processing.

1.1.1. Analog Video Input

Figure 1 shows the detailed block diagram of the analog front end. Up to four composite video sources, two S-video sources, two 3-wire YPbPr component video source, or any combination can be selected. The allowed inputs are selected using the **INSEL[2:0]** bits in the **CMDB** register. Table 1 lists all possible input selections. The front end has three paths each containing an analog gain control, a clamping control, and an 8-bit ADC. Composite video input uses only the luma path. The ADC digital data is used to calculate the correct gain and clamp values. The data is feedback to the analog clamping and gain control. This architecture eliminates any offset and gain mismatch in the analog front end.




Figure 1. Analog Front End

The analog inputs must be AC coupled through an external 0.1 mF capacitor clamp. Due to the high sampling rate of the ADC's inside the S5D2650, most video sources will not require a low-pass filter for alias reduction. For those video sources with harmonics above 13 MHz, a simple single order pole at 6 MHz will provide sufficient high



frequency signal reduction. This can be implemented with a 400 pF capacitor in parallel with the 75 Ω load.




Figure 2. Typical Analog Video Input

INSEL[2:0](hex)	Selected Input(s)	Video Type
0	AY0	Composite
1	AY1	Composite
2	ACR0	Composite
3	ACR1	Composite
4	AY0,ACB0	S-Video
5	AY1,ACB1	S-Video
6	AY0,ACB0,ACR0	YPbPr component video
7	AY1,ACB1,ACR1	YPbPr component video

Table 1: Analog Video Input selections

1.1.2. Digital AGC Control

The AGC normally references to the ADC code difference between sync tip and back porch. Two sets of sync tip-back porch ADC values are available for different AGC gain requirements: if **AGCGN** = 0, the sync tip locks to code 2, and the back porch locks to code 70; when **AGCGN** = 1, the sync tip locks to 16, and the back porch locks to code 70. Video signal with abnormal sync tip or very bright saturated colors may cause the ADC to limit the maximum value. This situation can be corrected by enabling the **AGCOVF** bit in the **CMDB** register to force the gain tracking loop to reduce AGC when maximum limiting conditions occur. The AGC may also be programmed to freeze the AGC at the current value by setting the **AGCFRZ** bit in the **CMDB** register. Once the AGC is frozen, the gain can be manually adjusted with the **AGC** register. The tracking time constant for the AGC can be controlled with the **AGC_LPG[1:0]** bits in the **TRACKB** register. In addition, the AGC tracking time constant can be configured as 2X faster during acquisition via the **AGC_LKG**.


1.1.3. Digital Video Input


The high quality digital video down scaler in the S5D2650 can be directly accessed via the EXV bi-directional port. The S5D2650 accepts CCIR 656 compliant 8-bit YCbCr digital video input with embedded or external HS, VS timing. Video timing may also be generated by the S5D2650. Data path for 8-bit YCbCr input is shown in Figure 3. Selection of analog video input or digital CCIR 656 data is with the **INPSL[1:0]** register bits.



1.1.4. Pixel Clock and Timing Mode Selection for Digital Video Input

Pixel clock and synchronization timing can be individually selected to either come from an external generator or be generated internally. In addition, if synchronization is provided by an external source, the S5D2650 supports embedded syncs as defined in CCIR 656, or TTL HS and VS inputs. Selection of pixel clock is via **CKDIR** bit in **CMDD** register. Timing selection is through either **SYNDIR** or **EAV** bit.





By using an external pixel clock, the reference clock input at XTALI is no longer required. Additional register bits have to be programmed for different selections of pixel clock and timing, which are detailed in Table 2. The following register/bit-settings are required for digital video input:

INSEL[2:0] = 6,7 **TSTCGN** = 1. **DMCTL**[1:0] = 2 or 3. **UGAIN** = 238. **BRT** = 34. **SAT** = 229. **RGBH** = **UNIT** = **PED** = 1.

TL Timing	Embedded Timing		Additional Register Programming					
SYNDIR ^{*2}	EAV ^{*3}	VMEN	TSTGPH	TSTGEN	TSTGFR	PIXSEL	MNFMT	IFMT
0	0	1	0	1	3	0 if input	1	0 if input
0	1	0	1	1	3	data is at square	1	is 50 Hz video.
1	0	0	1	1	1	pixel	1	1 if input is 60 Hz
0	0	1	0	1	3	1 if input	1	video.
0	1	0	1	1	1	is at CCIR	1	
1	0	0	1	1	1	601 rate.	1	
	SYNDIR*2 0 0 1 0	TL Timing Timing SYNDIR*2 EAV*3 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 1	Timing Timing SYNDIR*2 EAV*3 VMEN 0 0 1 0 1 0 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0	Timing Timing Timing SYNDIR*2 EAV*3 VMEN TSTGPH 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 1	TL Timing Timing Additional F SYNDIR*2 EAV*3 VMEN TSTGPH TSTGEN 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 1 0 1 1 1	TL Timing Timing Additional Register Print SYNDIR*2 EAV*3 VMEN TSTGPH TSTGEN TSTGFR 0 0 1 0 1 3 0 1 0 1 1 3 1 0 0 1 1 3 0 1 0 1 1 3 0 0 1 0 1 1 3 0 0 1 0 1 3 3 0 0 1 0 1 3 3 0 1 0 1 1 3 3	TL Timing SYNDIR*2TimingAdditional Register Programmin TSTGPH001TSTGPHTSTGENTSTGFRPIXSEL0010130 if input data is at square10011130011111001111100101110101131 if input is at CCIR	TL TimingTimingAdditional Register ProgrammingSYNDIR*2EAV*3VMENTSTGPHTSTGENTSTGFRPIXSELMNFMT0010130 if input data is at square10101130 if input data is at square1100111100101110010131 if input is at CCIR10101111

Table 2: D	Digital Video	Input Pixel	Clock and	Timing Selection
------------	---------------	-------------	-----------	------------------

²: **SYNDIR** = 0 - HS1 and VS are output. **SYNDIR** = 1 - HS1 and VS are inputs from external sources.

^{*3}: **EAV** = 0 - chip will not sync to embedded timing. **EAV** = 1 - chip will sync to embedded timing.



S5D2650 Data Sheet

MULTIMEDIA VIDEO

When in digital input mode, all programmable timing registers (such as HAVB,HAVE, HS2B etc.) are still functional. If HS1 and VS are programmed as inputs, the associated output timing controls such as HS1B,E will have no effect. An example of horizontal timing for digital input is shown in Figure 4.




Figure 4. Horizontal Timing for EXV Port as Digital Input

1.1.5. Additional Information for Analog Component Video Input

For the S5D2650 to correctly set the V component phase in PAL mode analog component video input mode, PORTA (pin 58) need to be connected VSS. PORTA has to be configured as input (**DIRA** = 0) and connected to the internal CBG signal (**DATAA**[2:0] = 3). Also S5D2650 supports progressive analog component input.

The following registers are required for analog component video input:

```
INSEL[2:0] = 6,7 PROG = 0(interlace), 1(progressive).

DATAA[2:0] = 3. CKILL[1:0] = 2. CDMLPF = 1.

SAT[7:0] = 79.

MNYCMB = 1. YCMBCO[2:0] = 4.

TSTCGN = 1. UOFFST[5:4] = VOFFST[5:4] = 3.

UOFFST[3:0] = C. VOFFST[3:0] = 2. VGAIN[7:0] = 1D. DMCTL[1:0] = 2 or 3
```



1.2. VIDEO TRACKING AND TIMING GENERATION

When the S5D2650 is configured for analog video input, the chip tracks the video input and generates a sampling clock that is line locked to the input video. The S5D2650 requires an external reference clock for video tracking. This reference can be supplied via a crystal using the on chip crystal interface or any TTL compatible source. These configurations are shown in Figure 5

1.2.1. Clock Input Timing Reference

The S5D2650 can use either a 24.576 MHz or a 26.8 MHz reference. However, it is recommended that the 24.576 MHz reference be used for CCIR 601 operation, and the 26.8 MHz reference be used for square pixel or dual mode operation. Other specifications for the crystal are:

- Fundamental or third overtone
- Load capacitance of ~20 pF
- Series resistance of 40 Ω or less
- Frequency deviation of 50 ppm or less over operating temperature range




Figure 5. Standard Clock Configurations

1.2.2. The Sampling Clock

The sampling clock is generated by multiplying the line rate by N. This ensures that samples are aligned horizontally, vertically and in time. The required N factor for the S5D2650 is based upon the field rate (60 Hz or 50 Hz) and the desired sampling rates (CCIR 601 or square pixel). Field rate can be automatically detected and can be monitored with the **FFRDET** bit in the **STAT** register. Manual control of the field rate can be controlled with the **MNFMT** and **IFMT** bits. The **PIXSEL** bit in register **CMDA** selects CCIR 601 or square pixel. Table 3 shows the constants for the various combinations of input formats and output pixel rates.



	CCIR 601	Data Rates	Square Pixe		
	М	N,B,G,H,I,D,K,K1,L	М	N,B,G,H,I,D,K,K1,L	Units
Field Rate	60	50	60	50	Hz
Pixels/Line (N)	858	864	780	944	Pixels
Active Pixels/Line	720	720	640	768	Pixels
Active Lines/Frame	480	580	480	580	Lines
Pixel Rate	13.5	13.5	12.27	14.75	MHz
ADC Sampling Rate	27	27	24.54	29.5	MHz

Table 3:	Timing for Different Pixel Rates
----------	----------------------------------

The time constants for the pixel clock tracking loop can be adjusted with the HFSEL[1:0] bits.

In addition to providing the pixel clock, the S5D2650 also outputs various timing signals to indicate the beginning of a line, a field, and for field and frame identification. All the timing and clock pins may be optionally put into high impedance state. Tri-state of these pins are software controlled and initial state of these pins at power up is controlled via two configuration pins: 3 and 4.

The S5D2650 can generate all the video timing without video input. This enables the S5D2650 to be used as a video timing generator for a system that contains both the S5D2650 for live video input and a MPEG decoder which requires a video timing generator.

1.2.3. Horizontal Timing

The S5D2650 creates many internal timing signals aligned to the horizontal sync tip (mid-way of the falling edge of horizontal sync, typically ADC code 36). These include locations of color burst (CBG, CBGW) used in chrominance processing, back porch (BPG), and sync tip timing signals (SLICE, FS_PULSE) used for AGC and clamp functions. SLICE is low whenever the input is below half way level of horizontal sync (typically ADC code 36). FS_PULSE is a single clock pulse coincide with the start of SLICE. One of these internal signals can be made available at the PORTA or PORTB pin at any time.

The chip outputs two horizontal synchronization signals: HS1 and HS2. The start and stop locations for these signals are fully programmable. Offset programmed to HSxB, HSxE, and HSxBE0 are added to the default edge locations as shown in Table 4. Note that there are different modulo numbers for different input video standards and output pixel rates.



		60	Hz	50 Hz	
Description	Signal	CCIR 601 (modulo 1716)	Square Pixel (modulo 1560)	CCIR 601 (modulo 1728)	Square Pixel (modulo 1888)
Chip delay		120	120	120	120
Sync gate (1-CK pulse)	SYG	72	72	72	72
Back porch gate	BPG	[157 232]	[139 214]	[164 244]	[178 264]
Color burst gate (1-CK pulse)	CBG	222	204	234	254
Wide color burst gate	CBGW	[159 254]	[147 233]	[173 254]	[186 277]
Two pulses per line (1-CK each pulse)	FH2	40, 900	42, 822	42, 906	42, 986
Chrominance offset duration	COFF	[72 232]	[72 214]	[72 244]	[72 264]
Default horizontal sync(int.)	HS1	[24 222]	[24 204]	[24 234]	[24 254]
Default horizontal active(int.)	HAV	[293 17]	[276 0]	[321 33]	[357 1]

Table 4: Horizontal Timing Signal Edge Locations (in # of CK)

An additional signal, HAV, is provided for horizontal video cropping. This signal has programmable polarity, start and stop locations. Two 11-bit registers, **HAVB** and **HAVE**, are used to define the first and last pixel locations of the horizontal portion of the cropped video. Numbers programmed into these registers are used as offset to the default locations as shown in Table 4. Note that even though **HAVB** and **HAVE** have 1-CK resolution, the difference between them should be maintained at multiple of 4 CKs for correct output.

Table 4 shows the default edge locations relative to the midway of the falling edge of the analog horizontal sync. Note the numbers shown are in multiple of CK clocks. Figure 6 shows the approximate locations for the horizontal timing signals.






Figure 6. Approximate Locations for the Horizontal Timing Signals

1.2.4. Vertical Timing


The vertical timing signals include VS, VAV, ODD, SCH, and PID. The VS is used for identifying the first line of video in the vertical position. The VS leading edge can be programmed to either track the incoming video's serration pulses or to be aligned to the beginning of the video line or half way, as shown in Figure 36 and Figure 37. If VALIGN = 0, the VS leading edge is based on the output of an internal low pass filter, and its location is dependent on the noise conditions of the video input. The trailing edge of VS is locked to either the beginning of the video line or half way. The half way location relative to the beginning of the video line changes depending on current input standard and output format. If VALIGN = 1, the leading edge of the VS is aligned to the beginning of the video line or half way. The trailing edge is always aligned to the beginning of the video line. The VSE bit in the CMDA register can be programmed to shorten the VS falling edge by one horizontal line. The VAV signal is used for vertical cropping. The start and stop lines for VAV are programmable through the VAVB and VAVE registers, respectively. The ODD signal signifies the current field number. When ODD is active, the current field is 1 or 3 (or 5 or 7 if in PAL mode). The leading and trailing edges of ODD can be aligned to either the leading edge of VS (VALIGN = 1) or the trailing edge of VS (VALIGN = 0). The signal may be used in conjunction with SCH and PID to exactly identify the current field. To distinguish between fields 1, 2 verse fields 3, 4 (or fields 1, 2, 3, 4 verse fields 5, 6, 7, 8 for PAL) the phase of the color burst relative to the sync tip must be measured. That information is provided by the PORTB(SCH) pin. The S5D2650 provides the output of a comparator that measures whether the current color burst phase relative to the falling edge of the sync is greater or less than a predetermined constant. This constant is controlled with SCHCMP[3:0]. The polarity of the SCH output pin depends on the current



S5D2650 Data Sheet

MULTIMEDIA VIDEO


SCHCMP[3:0] value. The SCH signal changes every video line. The SCH for line 260 is held for the entire vertical blanking period. By using the SCH signal for the same line from each field, proper field identification can be determined. Figure 8 shows field identification values for **SCHCMP[3:0]**=0. It is important to note that the SCH value is only valid for video signals that have a constant sync tip to color burst relationship. This is not the case with consumer VCRs.



Note: Numbers shown are in CK. Active high polarities are used. Timing shown for VAV and EVAV are with qualifier off.

Figure 7. Short Term Vertical Timing









The PID pin is used to identify whether the current V-axis is inverted in PAL mode. This signal changes at the color burst. By noting this value at the same line of each field, a determination of whether a field is from {1-4} or {5-8} can be made. As with the SCH pin, the S5D2650 is designed to hold the line 260 PID measurement for the entire vertical blank period. This allows easy sampling of the PID or current field identification.

The ODD, SCH and PID signals change at different times and more than once within the video fields. Proper data for field identification is determined by latching all three signals at the trailing edge of VS. Figure 9 shows the VS, ODD, SCH, and PID signals and their latched values for each of the 8 possible fields. Figure 10 is the line to line timing diagram for these signals in PAL mode.











1.3. HORIZONTAL LUMA PROCESSING

A simplified block diagram for the luma path is shown in Figure 11.




Figure 11. Horizontal Luma Processing Unit

1.3.1. Luminance DC Gain

The S5D2650 can accommodate CCIR 624 M/N/H/G standards, which fall into categories of -40 or -43 sync tip and inclusion or exclusion of 7.5 setup. The S5D2650 can produce correct CCIR 601 luminance output levels by controlling the gain and offset in the luminance path via **PED**. This register should be set for the appropriate input standard. The programmable **CONT** and **BRT** registers provide the user with additional flexibility to create non-standard luminance gain and offset values.






Figure 12. Luminance Signal

Luminance levels produced by the S5D2650 for different broadcast standards (assuming **AGCGN**=0, **CONT**=0 and **BRT**=0) are summarized in Table 5.

	M/N PED=1			Γ	M/N PED=0			B/G/H PED=1		
Signal	Level (IRE)	ADC (CVBS)	Y[7:0]	Level (IRE)	ADC (CVBS)	Y[7:0]	Level (IRE)	ADC (CVBS)	Y[7:0]	
Max Input	109	255	255	109	255	255	117	255	255	
Peak White	100	240	235	100	240	235	100	229	235	
Black	7.5	83	16	0	70	16	0	70	16	
Blank	0	70	1	0	70	16	0	70		
Sync	-40	2	1	-40	2	1	-43	2		
S5D2650 Data Path Equation	$C_Y = 1.37 CVBS - 100$		$C_Y = 1.288 CVBS - 74$		<i>C_Y</i> = 1.37 <i>CVBS</i> –80					

Table 5: Luminance Digital Level Code

When digital component output is desired in RGB mode, the **RGBH** register can be programmed to increase the 0-100% values from standard CCIR 601 levels to full range levels. The gain variations are shown in Table 6.

	RGB normal	gain (RGBH=0)	RGB high gain (RGBH=1)		
Signal	Cy RGB (U,V=0)		Су	RGB (U,V=0)	
Peak White	235	235	255	255	
Black	16	16	0	0	



For CCIR 601 digital video input (INPSL[1:0] = 1), register UNIT must be set to 1 to produce unit gain.

1.3.2. Horizontal Luma Frequency Shaping

The luma path contains many programmable filters for different purposes. The combination of these filters will give different frequency characteristics.

The over sampled video data from the ADC pass through a decimation filter. The decimation filter has user programmable bandwidth. Three registers are used to control the decimation filter characteristics and each is designed for certain purposes. The **HYBWI**, when set to "1", provides extra bandwidth for very high quality video source. The **HYBWR**, when set to "1", reduces the bandwidth so high frequency noise can be eliminated. The 3-bit register **HYLPF[2:0]** provides the necessary bandwidth reduction for horizontal scaling. When all three registers are programmed to "0", the decimation filter has the bandwidth of the normal video. The S5D2650 provides the option of bypassing the decimation filter. This option should be used only when the input video is band limited and with low high frequency noise.

For composite video input, the notch filter can be enabled (**CTRAP** set to "1") to extract the luminance. The notch filter has different center frequencies for different input video format. User selectable peaking function is included for edge enhancement. The notch filter should be bypassed for S-video and component video input, or if luma comb filter is enabled.

The luminance filter characteristics have been designed to be very similar for all combinations of 60/50 Hz video and CCIR 601/square pixel sampling rates. Figure 13 and Figure 14 show the output characteristics of the luminance path with different filter combinations for the supported input standards and output pixel rates.








Figure 13. Medium to High Frequency Luma Filter Characteristics (CTRAP=0)










Figure 15. Medium to Low Frequency Luma Filter Characteristic (PAL, CTRAP=1)




Figure 16. Luma Filter Characteristic with Peaking On (NTSC, CTRAP=1)



1.4. HORIZONTAL CHROMA PROCESSING

A simplified block diagram for the horizontal chroma processing unit is shown in Figure 17.




Figure 17. Horizontal Chroma Processing Unit

The S5D2650 supports chroma input in NTSC, PAL, SECAM and component formats. The color standard is automatically detected and the various chroma processing blocks are enabled as required for the given chroma standard. Details of the various chroma processing blocks follow.

1.4.1. IF Compensation

For improved chroma demodulation when the input video is from a mis-tuned IF source, an IF compensation filter is included that has variable gain for the upper chroma side band. This is controlled by the **CIFCMP**[1:0] bits at location **CDEM**. The frequency response is shown in Figure 18. For convenience, all plots are normalized to the NTSC modulation frequency.






Figure 18. Chroma IF Compensation Frequency Response

1.4.2. Demodulation Gain

The demodulation gain block is controlled by feedback from the gain tracking block. For NTSC and PAL type inputs, the gain constant is derived from a programmable reference compared against the U component of the input video. This reference is controlled by the **SAT** register. The default value "0" is the correct gain (saturation for nominal output). For SECAM type input, the feedback is calculated such that proper frequency demodulation is obtained. When external calibration is desired, the gain feed back loop can be "opened" by setting **TSTCGN=1**. The **SAT** then controls bits 8 through 1 of a 10 bit multiplier.

For standard auto tracking applications, it is recommended that the **SAT** register be used as an end user saturation control. This register is 2's complement.

1.4.3. Demodulation Low Pass Filter

The demodulation circuit also contains a programmable low pass filter and a coring function for noise reduction. The chroma low pass filter frequency response for the demodulation circuit for the various video standards are shown in Figure 19






Figure 19. Chroma Low Pass Filter Frequency Response

1.4.4. SECAM Demodulation

SECAM processing includes a frequency differentiator, a Cloche and a de-emphasis filter. Frequency response for the filters are shown in Figure 20 and Figure 21.




Figure 20. Cloche Filter Frequency Characteristic






Figure 21. De-emphasis Filter Frequency Response

1.4.5. Additional Chroma Functions

S5D2650 has many built in auto detection circuits. These allow S5D2650 to track any type of video standard input automatically.

For analog component video input, the demodulation function is not enabled. The low pass filter provides a group delay for Cb and Cr alignment. This enables the two components to be sampled by one ADC.

An RTCO serial output is provided that encodes the current chroma and pixel frequency of the decoder. This information can be used by an Encoder running off of the decoder clock to produce proper color output. The horizontal position of the serial signal is controlled by the **HS2** location. The phasing of the DTO and the Encoder can be reset using the **RTC_DTO** bit. For PAL mode, the PID polarity can be controlled with the **RTC_PID** bit.

1.5. COMB FILTER

Comb filters provide superior Y/C separation for composite NTSC and PAL than simple chroma trap filter. The S5D2650 contains on-chip separate 2-line stored luma and chroma comb filters. An internal signal COMB controls for what lines the comb function is enabled. This signal is available through the PORTB pin. Combing is part of the vertical processing which also includes vertical scaling, which is discussed in Section 1.6. A block diagram for the vertical processing section is shown in Figure 22.






Figure 22. Vertical Processing

1.5.1. Luma Comb Filter

The luma comb filter reduces high frequency chroma leakage into the luminance path. The S5D2650 uses 2-line stored luma data for combing. Filter coefficients for different video input standards are provided and can be selected automatically based on the video input. Filter coefficients may also be set manually.

An optional active comb is employed for NTSC video. Selection of luma comb coefficients is based on line-to-line chroma correlation.

Provision is made to disable luma comb for S-video, component, or digital video input. This is achieved by programming the luma comb control register **MNYCMB** to "1", and by choosing the value 3 or 4 for **YCMBCO[2:0]**. This will result either a 1-line or 2-line luma delay. Care must be exercised when disabling the luma comb so that luma line delay matches the chroma path line delay.

Special filtering is applied to ensure that high vertical bandwidth is retained for the luma path.

1.5.2. Chroma Comb Filter

The chroma comb filter provides further color separation from the composite video. Filter coefficients can be automatically selected based on the input video standard or manually set using **NMCCMB** and **CCMBCO[2:0]**.




1.6. SCALING


The S5D2650 includes a high quality down scaler. The video images can be down scaled in both horizontal and vertical direction to an arbitrary size.

1.6.1. Horizontal Scaler

The horizontal scaler uses a 5-tap 32-phase interpolation filter for luma, and a 3-tap 8-phase interpolation filter for chroma. Scaled pixel data are stored in an on-chip FIFO so they can be sent out in a continuous stream.

Horizontal scaling ratio is programmed via the 15-bit register **HSCL**. The timing signal EHAV is used to indicate when scaled pixel data is available at the video output port. EHAV can be programmed so that it is active for every line regardless of vertical cropping and scaling. Or it can be programmed to be active only for valid video lines. For example, Figure 23 shows the timing for CIF output assuming HAV is programmed to be active for 720 pixels. The **HSCL** register is programmed with the value 4000 (hex). The trailing edge of EHAV is either aligned with the trailing edge of HAV if the total number of scaled pixels is even, or is one pixel clock earlier if the number is odd.





Frequency response and group delay for the luma scaler are shown in Figure 24 and Figure 25, respectively. The luma interpolation filter is designed to achieve relatively flat frequency response and minimal group delay up to the normal video bandwidth. A flat full data path frequency response may be obtained with the help of the luma peaking control register **HYPK[1:0]**. The high quality filter ensures minimal artifacts for any scaling ratio.






Figure 24. Horizontal Luma Scaler Interpolation Filter Frequency Response




Figure 25. Horizontal Luma Scaler Interpolation Filter Group Delay

Because of the limited bandwidth of the chroma data, a simpler interpolation filter is used for the horizontal chroma scaler. The frequency response and group delay for this filter are shown in Figure 26 and Figure 27, respectively.






Figure 26. Horizontal Chroma Scaler Interpolation Filter Frequency Response




Figure 27. Horizontal Chroma Scaler Interpolation Filter Group Delay



1.6.2. Luma Vertical Scaler

Vertical luma scaling uses either a 3-tap or 5-tap 8-phase interpolation filter depending on the horizontal scaling ratio.

Vertical scaling ratio is programmed via the 14-bit register **VSCL**. A valid scaled line is indicated by the timing signal EVAV being active. The EVAV can be programmed to be internally gated by the VAV signal so it can only be valid within the vertically cropped region.

Luma horizontal scaling can use either a 3-tap or a 5-tap interpolation filter depending on the horizontal scaling ration. If the scaled horizontal line has less than or equal to 384 pixels, the 5-tap luma interpolation filter can be turned on by programming the VRT2X bit to a "1". Otherwise, the VRT2X bit should be set to "0" and the 3-tap filter be used.

The **VYBW** bit provides additional vertical bandwidth control for vertical scaling. Typically, when the vertical scaling ratio is less than 1/2, this bit should be set to "1" to eliminate any aliasing effect.

Luma vertical scaler interpolation filter frequency response is shown in Figure 28.




Figure 28. Luma Vertical Scaler Interpolation Filter Frequency Response

In vertical scaling, the start of signal VAV controls the phase of the vertical scaler interpolation filter. If VAVB, VAVE, VAVOD0, VAVEV0, and VSCL are programmed such that the vertical interpolation filter has the same phase and scaling ratio as that of a memory controller (most memory controller has simple line dropping vertical scaling), it is possible to interface the S5D2650 to the memory controller without using EVAV.

1.6.3. Chroma Vertical Scaling

Chroma vertical scaling uses different algorithms depending on video input standard and horizontal scaling ratio. If horizontal scaling results in line with less than or equal to 384 pixels, and the **VRT2X** is set to a "1", a 5-tap interpolation filter will be used for all video inputs. Otherwise, for NTSC, a 3-tap interpolation filter will be used for



NTSC input, and decimation (line dropping without filtering) will be used for PAL and SECAM. Filter characteristics for the 3-tap and 5-tap filters are shown in Figure 29.




Figure 29. Chroma Vertical Scaler Interpolation Filter Frequency Response



1.7. VBI DATA PROCESSING


The S5D2650 VBI data processing is very flexible in that it supports VBI data formats of:

- Closed Caption Line 21 Data Service (EIA-608)
- 525 line / 60Hz Teletext systems B,C,D (ITU-R BT.653-2)
- 625 line / 50Hz Teletext systems A,B,C,D (ITU-R BT.653-2)
- Copy Generation Management System (EIA/IS-702)
- Wide Screen Signalling (WSS ETS 300 294).

Note that the SMPTE data slicing is removed for the S5D2650 and replaced with the WSS / CGMS processing. This data can be accessed from the part via four different methods:

- Enabling the "Raw un-processed 27MHz" Y ADC samples to be output for the appropriate lines in place of the normal YUV data.
- Slicing the data (creating a clock and comparing the data to a threshold at the clock) and bursting this data out on Y output.
- Reading the sliced data from two internal registers via the IIC bus.
- Via 2 external pins that output the sliced VBI data(CCDAT) and the time at which the slice is valid(CCEN).

A simplified block diagram for the VBI section is shown in Figure 30.








Table 7 lists all the video standards that the VBI data slicer supports. Some of these modes are auto detected based on the current video input standard,

		Value of Chip Detection Bits		Required Values of Registers to enable Standard		Characteristics of the Standard	
Mode	Format	SECAM	VBIL0-15	TT_SYS	Data Rate (MHz)	Number of Bits (bytes)	
60Hz Teletext system C (NTSC / Intercast)	1	0	2	0	5.727272	272 (34)	
50Hz Teletext system B (PAL)	0	0	2	0	6.9375	344 (43)	
50Hz Teletext system A (SECAM)	0	1	2	0	6.203125	304 (38)	
60Hz Teletext system B	0	1	2	1	5.727272	280 (35)	
50Hz Teletext system C	0	1	2	2	5.734375	272 (34)	
50Hz Teletext system D	0	1	2	3	5.6457875	280 (35)	
60Hz Teletext system D	0	1	2	3	5.727272	280 (35)	
Closed Caption NTSC 601	N/A	N/A	1	N/A	0.5035	16 (2)	
CGMS (NTSC 60Hz)	1	N/A	3	N/A	0.447443	20 (3)	
WSS (PAL 50Hz)	0	N/A	3	N/A	5.0000	84	

Table 7: Video Standards Supported by VBI Decoder

Configuring the VBI processing consists of many different steps which are individually explained below.

1.7.1. Enabling the VBI Processor

The VBI processor can be enabled independently for the ODD or EVEN fields with the **ODDEN** and **EVENEN** bits. Some VBI data is only present on line in 1 of the 2 fields, These independent field enables allow control of the total VBI data output from the chip. These controls apply to all VBI Lines, Thus it is not possible to enable Closed caption line 21 for the Even field and line 19 Teletext for both the odd and even field.

1.7.2. Selecting the Type of Output Data

As previously mentioned, there are 4 different ways the VBI data can be extracted. Three of these are selected as shown in the table, the fourth method (CCEN and CCDAT pins) is always available if VBI processing is enabled.



VBCVBS	VBINSRT	Output Mode
0	0	The VBI data is available via the internal registers CCDAT1 and CCDAT2 . Only the last 2 extracted bytes are stored in these registers. Thus, this mode is only useful for extraction of Closed Caption data(Read the register value).
0	1	This mode enables output of the sliced VBI data(Y Port output).
1	0	This mode enables output of direct data from the ADC(ADC Data bypass at 27Mhz sampling rate).
1	1	This mode is invalid.

The S5D2650 adds an additional output mode and flexibility to vary the modes from line to line. If **VBCVBS**=0 and **VBINSRT**=1 S5D2650 will output sliced data on enabled lines. By setting **VBIMID** to 1, any line for which **VBIL**=3 will output raw ADC data instead of WSS or CGMS. This mode allows a mixture of sliced and raw data. This can be used to output raw data from a teletext line and sliced data from a closed caption line.

1.7.3. Select Individual Lines Enabled for VBI Processing

The S5D2650 allows programmable selection of processing for the various video lines. For example Teletext/Intercast data can be sliced for lines 14 - 17, and closed caption for line 21. Each 2-bit register **VBIL0** through **VBIL15** defines how a specific VBI line is processed. As can be seen in Figure 36 for 60 Hz and Figure 37 for 50 Hz video, the following alignments exist:

VBIL	Line Number		BIL Processing command applies uming ODDOS=1)			
number	Odd Field 60 Hz	Even Field 60 Hz	Odd Field 50 Hz	Even Field 50Hz		
VBILO	All Lines Except 10-24	All Lines Except 273-287	All lines Except 7-21	All lines Except 320 - 334		
VBIL1	9&10	272&273	6&7	319&320		
VBIL2	11	274	8	321		
VBIL3	12	275	9	322		
VBIL4	13	276	10	323		
VBIL5	14	277	11	324		
VBIL6	15	278	12	325		
VBIL7	16	279	13	326		
VBIL8	17	280	14	327		
VBIL9	18	281	15	328		
VBIL10	19	282	16	329		
VBIL11	20	283	17	330		
VBIL12	21	284	18	331		
VBIL13	22	285	19	332		
VBIL14	23	286	20	333		
VBIL15	24&25	287&288	21&22	334&335		

Table 9: VBI Line(s) Selection



S5D2650 Data Sheet

The **ODDOS[1:0**] bits allow offset between the odd and even fields. Thus VBIL9 can be lines 17,18 or 19 for ODD fields while VBIL9 is still line 281 for EVEN fields. This extra controls account for variations of VBI data locations from ODD and EVEN fields.

When Intercast or Teletext data is selected, an 8-bit user programmable register (**TTFRAM**) is provided for the framing byte. The frame alignment processor uses this information to properly locate the first data bit on each line

1.7.4. Raw CVBS Data Output Format

When raw ADC data is selected as output in place of the normal YUV or RGB data. The following rules apply:


- For 656 type 8 bit outputs, The ADC data outputs with successive data points in place of the Cb, Y, Cr, Y data stream.
- For 16 bit or 24 bit outputs, The ADC data is output on the Y[7:0] and C[7:0] output pins. At any CK2 clock 2 bytes of ADC data are output. The Y[7:0] bus represents data N while C[7:0] is data N+1.
- ADC data is only output during the region that HAV is active.
- All ADC outputs are limited to the range 1-254, thus a 0 or 255 value will not be output.


For the line selected mode described above using **VBCVBS** and **VBIL**, data is from the luma ADC only. If C ADC data or the entire video line is required, configure **OFMT** bits.

1.7.5. Sliced Data Output Formats

While sliced data is available for many of the output formats, the target application is 656 output format. The description of data format is limited to this mode. The S5D2650 allows this data to be output during active video.

Figure 31 shows the timing diagram for VYFMT[1:0]=3.





Digitized CVBS data can also be output on the video output port (except for output format 1, 5 and 7). CVBS is always digitized at the CK clock rate. CVBS data is available when HAV is active. Raw CVBS data is output in a



similar fashion as decoded video. For 8-bit output format, data is output at CK rate using the same 8-bit port as the decoded video. For 16-bit and 24-bit output format, data is output at CK2 rate using Y and C ports. The sequence of data output is CVBS_{2n} on Y, and CVBS_{2n+1} on C (note that EXV port is not used in 24-bit format for outputting raw CVBS data).

For Closed Caption data, two read-only registers, **CCDAT1** and **CCDAT2**, are provided so the Closed Caption data can be read via the host interface. The **VBIFLG** bit can be polled to see if data captured in the two registers can be safely read.

1.8. COLOR SPACE CONVERTER

The color space converter processes the video data as YCbCr 4:4:4 when converting to RGB. A programmable limiter (YCRANG) can be imposed on the Y/C data to limit the ranges. One can choose to limit the Y/C to 1 - 254, or Y to 16 - 235 and C to 16 - 240.

When selected, YCbCr 4:4:4 is converted to 24 bit RGB according to the following equations:

G

$$R = CY + 1.375(CR-128)$$
$$= CY - 0.703(CR-128) - 0.328(CB-128)$$
$$B = CY + 1.734(CB-128)$$

For 16-bit RGB output, truncation with dithering is used to convert the data from 24 bit to 16 bit.

1.9. GAMMA CORRECTION

The S5D2650 programmable gamma tables allows the customer to apply many different type of corrections. These corrections can be a standard 2.2 factor for NTSC or 2.8 for PAL. These factors can be applied in the RGB or YUV domains.

A basic standard gamma equation of

$$R = R^{2.2}$$

when applied to the R, G, or B signals, generates the response shown as the upper curve below. It is the inverse of the monitor response and thus compensates to produce a linear response.







Figure 32. RGB Gamma Correction

1.9.1. Programming the S5D2650

The previous response is easily programmed into the S5D2650 loading the 0, 8, 16, 24 etc. values into the GAMMA0,1,2,3 locations. Thus every 8th value is stored. The S5D2650 will use linear interpolation to generate the values between every 8th points. This is shown in the following figure.







For ease of design, the difference between adjacent points must also be loaded. The complete data values for the previous gamma factor of 1/2.2 is shown in the table below.

Offset	GAMMA program at index Offset+40h	GAMMAD program at index Offset+60h
0	0	53
1	53	20
2	73	14
3	87	12
4	99	11
5	110	10
6	120	8
7	128	8
8	136	8
9	144	7
А	151	7
В	158	6
С	164	6
D	170	6
Е	176	5
F	181	6
10	187	5
11	192	5
12	197	5
13	202	5
14	207	4
15	211	5
16	216	4
17	220	5
18	225	4
19	229	4
1A	233	4
1B	237	4
1C	241	4
1D	245	4
1E	249	3
1F	252	4

Table 10: RGB Gamma LUT Values

The flexibility of this architecture is shown in the following example. Here it is assumed that the S5D2650 is operating in a YUV output mode but some form of Gamma correction is required. By converting the RGB gamma correction function back to the YUV color space, the following function can be applied to the U and V signals for improved color performance. This flexibility can be extended in software to produce many type of customer defined transfer functions.






Figure 34. Gamma Correction for Cb and Cr



1.10. DIGITAL VIDEO OUTPUT

The S5D2650 can output digital video data in various formats, which are tabulated in Table 11. All 8-bit output

Clock					(CK2						C	ĸ	
OFMT	(0			1		4	5	6	7		2	, 3	
Туре		bCr 2:2		YCbCr 4:1:1			YCbCr 4:4:4	RGB 565	RGB 888	RGB 888		үсьс	r 4:2:2	2
Pin	2N	+1	4N	+1	+2	+3	Ν	Ν	Ν	Ν	4N	+1	+2	+3
C0	Cb0	Cr0					Cb0	B0	B0	B3				
C1	Cb1	Cr1					Cb1	B1	B1	B4				
C2	Cb2	Cr2					Cb2	B2	B2	B5				
C3	Cb3	Cr3					Cb3	B3	B3	B6				
C4	Cb4	Cr4	Cr6	Cr4	Cr2	Cr0	Cb4	B4	B4	B7				
C5	Cb5	Cr5	Cr7	Cr5	Cr3	Cr1	Cb5	G0	B5	G2				
C6	Cb6	Cr6	Cb6	Cb4	Cb2	Cb0	Cb6	G1	B6	G3				
C7	Cb7	Cr7	Cb7	Cb5	Cb3	Cb1	Cb7	G2	B7	G4				
Y0	Y0	Y0	Y0	Y0	Y0	Y0	Y0	G3	G0	G5	Cb0	Y0	Cr0	Y0
Y1	Y1	Y1	Y1	Y1	Y1	Y1	Y1	G4	G1	G6	Cb1	Y1	Cr1	Y1
Y2	Y2	Y2	Y2	Y2	Y2	Y2	Y2	G5	G2	G7	Cb2	Y2	Cr2	Y2
Y3	Y3	Y3	Y3	Y3	Y3	Y3	Y3	R0	G3	R3	Cb3	Y3	Cr3	Y3
Y4	Y4	Y4	Y4	Y4	Y4	Y4	Y4	R1	G4	R4	Cb4	Y4	Cr4	Y4
Y5	Y5	Y5	Y5	Y5	Y5	Y5	Y5	R2	G5	R5	Cb5	Y5	Cr5	Y5
Y6	Y6	Y6	Y6	Y6	Y6	Y6	Y6	R3	G6	R6	Cb6	Y6	Cr6	Y6
Y7	Y7	Y7	Y7	Y7	Y7	Y7	Y7	R4	G7	R7	Cb7	Y7	Cr7	Y7
EXV0							Cr0		R0	B0				
EXV1							Cr1		R1	B1				
EXV2							Cr2		R2	B2				
EXV3							Cr3		R3	G0				
EXV4							Cr4		R4	G1				
EXV5							Cr5		R5	R0				
EXV6							Cr6		R6	R1				
EXV7							Cr7		R7	R2				

Table 11: Digital Video Output Format



formats use CK as pixel clock; the other formats use CK2 as pixel clock. The first pixel is always aligned to the leading edge of the HAV signal.

1.10.1. Validation Code Insertion

S5D2650 inserts validation codes during inactive video (HAV is inactive), and invalid video (HAV is active but EHAV is inactive) to assist in recognition of scaled data and VBI data. Table 12 lists the available codes, when they are inserted, and related programming registers.

Code	Description
INVALY	This user programmed code is inserted in the Y or G output stream in scaling operation when HAV is active while EHAV is inactive. Insertion of this code is independent of the output format. Related register is INVALY .
INVALU	This user programmed code is inserted in the U or B output stream in scaling operation when HAV is active while EHAV is inactive. Insertion of this code is independent of the output format. Related register is INVALU .
INVALV	This user programmed code is inserted in the V or R output stream in scaling operation when HAV is active while EHAV is inactive. Insertion of this code is independent of the output format. Related register is INVALV .
UNUSEY	This user programmed code is inserted in the Y or G output stream when HAV is inactive and no other reference code is inserted. Insertion of this code is independent of the output format. Related register is UNUSEY .
UNUSEU	This user programmed code is inserted in the U or B output stream when HAV is inactive and no other reference code is inserted. Insertion of this code is independent of the output format. Related register is UNUSEU .
UNUSEV	This user programmed code is inserted in the V or R output stream when HAV is inactive and no other reference code is inserted. Insertion of this code is independent of the output format. Related register is UNUSEV .

An example timing diagram for some of the programmable modes is shown in Figure 35. In this diagram, The field rate is 60 Hz, A CCIR 601 sampling rate has been selected thus giving 720 active pixels. The horizontal scaling ratio has been selected for an output of 718 out of 720 pixels.



Legend




Figure 35. Horizontal Data Timing for Various Output Modes

1.10.2. 656 Op Codes

The S5D2650 supports timing synchronization through embedded (656) timing reference codes in the output video data stream. This mode is available for output format 3 (**OFMT**[3:0] = 3). The 656 Op Codes follow the CCIR 656 standard. An optional set of 656 Op Codes can be enabled to identify VBI data using the **TASKB** bit.

The (A,B,C,D) inserted codes for 656 output modes are explained below. Locations in the data stream are shown in Figure 35. The D' data is substituted for the standard codes shown in column D if **TASKB** bit is set and the current line is processing VBI data (sliced or raw ADC data format).



60 Hz ODD FIELD Fields 1,3
525 1 2 3 4 5 6 7 8 9 10 20 21 22 23 24 Analog Input Imput Imput
Digital output Jack Line Line Line Line Line Line Line Line
VS VSE=0 VSE=1 VSE=0 ODD VALIGN=0 VSE=1 VSE=0
ODD VSE=1 VSE=0 VALIGN=1
656 SAV EAV Codes for VSE=0, VALIGN=1 Y[07] DAC7 DAC7 F1EC F1EC F1EC B6AB B6AB B6AB B6AB B6AB B6AB B6AB 9D80 9D80 9D80 9D80 9D80 9D80 9D80 9D80
TASK B VIP 656 SAV EAV Codes for VSE=0, VALIGN=1, VBIL12-VBIL1=1, TASKB=1 Y[07] DAC7 DAC7 F1EC F1EC F1EC B6AB B6AB B6AB B6AB B6AB B6AB B6AB B624 130E 130E 130E 130E 1380 9D80 9D80
VBIL[N] (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0
Fields60 Hz EVEN FIELD2,4
Analog Input 1 263 264 265 266 267 268 269 270 271 272 273 283 284 285 286 287
262 263 264 265 266 267 268 269 270 271 272 273 283 284 285 286 Digital Output
VS VALIGN=0 VSE=0 VSE=0
VS VSE=1 VS VSE=0 VSE=0 VSE=0
ODD VALIGN=0 VSE=0 VSE=0
ODD VSE=1 VSE=0 VALIGN=1
656 SAV EAV Codes for VSE=0, VALIGN=1 Y[07] 9D80 9D80 B6AB B6AB F1EC F1EC F1EC F1EC F1EC F1EC F1EC F1EC
TASK B VIP 656 SAV EAV Codes for VSE=0, VALIGN=1, VBIL12-VBIL1=1, TASKB=1Y[07]9D809D80B6ABB6ABF1EC
VBIL[N] X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X





50 Hz ODD FIELD Fields 1,3
VS VALIGN=0 VSE=0 VSE=0
VSE=1 VSE=0, ALT656=1 VSE=0, ALT656=0 VALIGN=0 VSE=1
ODD VSE=0 VSE=1 VALIGN=1
656 SAV EAV Codes for VSE=0, VALIGN=1 Y[07] DAC7 DAC7 DAC7 F1EC F1EC B6AB B6AB B6AB B6AB B6AB B6AB B6AB B6A
VBIL[N] X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 1 X 1
50 Hz EVEN FIELD Fields 2.4
310 311 312 313 314 315 316 317 318 319 320
310 311 312 313 314 315 316 317 318 319 320 333 334 335 336 Digital Output Image: Contract of the second
VS VALIGN=0 VSE=0 VSE=0
VSE =1 VSE =0, ALT656 =1 VSE =0, ALT656 =0
ODD VALIGN=0 VSE=0 VSE=0
ODD VSE=1 VSE=-0 VALIGN=1
656 SAV EAV Codes for VSE=0, VALIGN=1 Y[07] 9D80 9D80 B6AB B6AB F1EC F1EC F1EC F1EC F1EC F1EC F1EC F1EC
VBIL[N] X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 0 X 1 X 1
Figure 37. Vertical Timing For 50 Hz Video



	Condition		SAV / E/ Refe	rence Ó	•		656 FVH values (low active)			
Field	Vertical	Horizontal	Α	В	С	D (active)	D' (vbi)	F	V	Н
Field 2	Vertical Blank	End Active Video	FFh	00h	00h	F1h	7Fh	1	1	1
Field 2	Vertical Blank	Start Active Video	FFh	00h	00h	ECh	62h	1	1	0
Field 2	Vertical Active	End Active Video	FFh	00h	00h	DAh	54h	1	0	1
Field 2	Vertical Active	Start Active Video	FFh	00h	00h	C7h	49h	1	0	0
Field 1	Vertical Blank	End Active Video	FFh	00h	00h	B6h	38h	0	1	1
Field 1	Vertical Blank	Start Active Video	FFh	00h	00h	ABh	24h	0	1	0
Field 1	Vertical Active	End Active Video	FFh	00h	00h	9Dh	13h	0	0	1
Field 1	Vertical Active	Start Active Video	FFh	00h	00h	80h	0Eh	0	0	0

Table 13: 656 and TASKB 656 Op Codes

1.10.3. 656 Op Code Vertical Transitions

The vertical transition locations of the various 656 Op Codes are shown in Figure 36 and Figure 37. Note that for proper transition locations of the SAV and EAV Op Codes**VSE**=0 and **VALIGN**=1.


1.11. HOST INTERFACE

The S5D2650 supports the IIC serial interface for programming the chip registers.

1.11.1. IIC Interface

The two wire interface consists of the SCLK and SDAT signals. Data can be written to or read from the S5D2650. For both read and write, each byte is transferred MSB first, and the data bit is valid when the SCLK is high.

To write to the slave device, the host initiates a transfer cycle with a START signal. The START signal is HIGH to LOW transition on the SDAT while the SCLK is high. The host then sends a byte consisting of the 7-bit slave device ID and a 0 in the R/\overline{W} bit. The arrangement for the slave device ID and the R/W bit is depicted in Figure 38. AEX1 and AEX0 are configuration pins used to configure the S5D2650 to use one of the four addresses. Up to four S5D2650's can be used in one system each with a unique address.




slave device ID

Figure 38. IIC Slave Device ID and R/W Byte



The second byte the host sends is the base register index. The host then sends the data. The S5D2650 increments the index automatically after each byte of data is sent. Therefore, the host can write multiple bytes to the slave if they are in sequential order. The host completes the transfer cycle with a STOP signal which is a LOW to HIGH transition when the SCLK is high.


Each byte transfer consists of 9 clocks. When writing to the S5D2650, an acknowledge signal is asserted by the salve device during the 9th clock.



A read cycle takes two START-STOP phases. The first phase is a write to the index register. The second phase is the read from the data register.

The host initiates the first phase by sending the START signal. It then sends the slave device ID along with a 0 in the R/W position. The index is then sent followed by the STOP signal.

The second phase also starts with the START signal. It then sends the slave device ID but with a 1 in the R/W position to indicate data is to be read from the slave device. The host uses the SCLK to shift data out from the S5D2650. A typical second phase in a read transaction is depicted in Figure 40. Auto index increment is supported in Read mode.







2. CONTROL REGISTER DESCRIPTION

This section contains information concerning the programmable control registers. Table 14 provides the default power up values for each index, and a bit map for each register. The following pages describe each register in detail and the possible programing values (an * indicates the power-on default). Gamma correction registers are write only. When the index register points to any of the Gamma correction register, the Gamma look-up table is put into a program mode. Normal operation resumes when the index is outside the range from 0x40 to 0xFF.

Index	Mnemonic	Default		Bit Map							
muex	winemonic	Delault	7	6	5	4	3	2	1	0	
0x00	STAT	RO	CHIPID	VBIFLG	NOVID	FFRDET	PALDET	CDET	HLOCK	CLOCK	
0x01	CMDA	2C	POWDN	VSE	HFSE	L[1:0]	XT24	PIXSEL	MNFMT	IFMT	
0x02	CMDB	20	AGCGN	VALIGN	AGCOVF	AGCFRZ	COMP_PH		INSEL[2:0]	NSEL[2:0]	
0x03	CMDC	40	VMEN	TSTGE1	0	TSTGPK	TSTGPH	TSTGFR[1:0]		TSTGEN	
0x04	CMDD	40	EAV	CADC_PD	CKDIR	INPS	L[1:0]	SYNDIR	PROG	GPPORT	
0x05	HAVB	00				HAVE	B[7:0]				
0x06	HAVE	00				HAVE	E[7:0]				
0x07	HS1B	14				HS1	B[8:1]				
0x08	HS1E	40		HS1E[8:1]							
0x09	HS2B	00		HS2B[8:1]							
0x0A	HS2E	00		HS2E[8:1]							
0x0B	AGC	80				AGC	C[7:0]				
0x0C	HXTRA	00		HAVB[10:8]			HAVE[10:8]		HS1BE0	HS2BE0	
0x0D	CDEM	00	OUTHIZ	FSEC	TBC_ON	CIFCN	/IP[1:0]	0	0	0	
0x0E	PORTAB	00	DIRB		DATAB[2:0]	L	DIRA		DATAA[2:0]	0]	
0x0F	LUMA	02	0	UNIT	RGBH	PED	HYBWR	CTRAP HYP		PK[1:0]	
0x10	CON	00				CON	T[7:0]				
0x11	BRT	00				BRT	[7:0]				
0x12	CHROMA	08	ACCFRZ	PALM	PALN	CBW	CORI	E[1:0]	CKIL	L[1:0]	
0x13	CHROMB	C0		CDL	/ [3:0]			SCHC	MP[3:0]		
0x14	DEMOD	00	FSCDET	SECDET	CDMLPF	CTRACK	MNFS	C[1:0]	MNSEC	CAM[1:0]	
0x15	SAT	00				SAT	[7:0]				
0x16	HUE	00				HUE	[7:0]				
0x17	VERTIA	00	MNYCMB	Y	CMBCO[2:0	0]	VRT2X		VCTRL[2:0]		
0x18	VERTIB	14		HYLPF[2:0]		HYBWI	HYDEC	VSCL	EN[1:0]	0	
0x19	VERTIC	0B	MNCCMB	C	CMBCO[2:0)]	ACMBEN	VYBW	EVAVEV	EVAVOD	
0x1A	HSCLL	01				HSCL[6:0]				CMBMOD	
0x1B	HSCLH	00				HSCL	[14:7]				
0x1C	VSCLL	FC			VSC	L[5:0]			ACMBCO	ACMBRE	
0x1D	VSCLH	FF				VSCL	[13:6]				
0x1E	OFMTA	00	GAME	N[1:0]	OEN	C[1:0]		OFM	T[3:0]		
0x1F	OFMTB	00	VSVAV	EVAN	D[1:0]	EVHS1	EVHAV	EVEHAV	EVAVG	EVANDL	

Table 14: Register Summary



Index	M	Defeult				Bit	Мар			
Index	Mnemonic	Default	7	6	5	4	3	2	1	0
0x20	VBICTL	00	VBCVBS	VYFN	IT[1:0]	T[1:0] VBINSRT		ODDEN EVENEN		OS[1:0]
0x21	CCDAT1	RO	b0	b1	b2	b3	b4	b5	b6	P1
0x22	CCDAT2	RO	b0	b1	b2	b3	b4	b5	b6	P2
0x23	VBIL30	00	VB	IL3	VB	IL2	VB	IL1	VB	IL0
0x24	VBIL74	00	VB	IL7	VB	IL6	VB	IL5	VB	IL4
0x25	VBIL118	00	VBI	L11	VBI	L10	VB	IL9	VB	IL8
0x26	VBIL1512	00	VBI	L15	VBI	L14	VBI	L13	VBI	L12
0x27	TTFRAM	00		TTFR			M[7:0]			
0x28	TESTA	00	0	0	0	0	0	0	0	0
0x29	UVOFFH	00	TSTCLC	TSTCGN	0	TSTCFR	UOFF	ST[5:4]	VOFF	ST[5:4]
0x2A	UVOFFL	33		UOFF	ST[3:0]			VOFF	ST[3:0]	
0x2B	UGAIN	00				UGAI	N[7:0]			
0x2C	VGAIN	00				VGAI	N[7:0]			
0x2D	VAVB	23			VAVE	3[6:1]			VAVOD0	VAVEV0
0x2E	VAVE	82				VAVE	[8:1]		•	
0x2F	CTRACK	00	0	0	DMC	L[1:0]	CGT	C[1:0]	CFT	C[1:0]
0x30	POLCTL	00	EVAVPL	VSPL	ODDPL	HAVPL	EHAVPL	HS2PL	VAVPL	HS1PL
0x31	REFCOD	00	YCRANG	0	0	0	0	0	0	0
0x32	INVALY	10			•	INVAL	Y[7:0]		•	
0x33	INVALU	80				INVAL	.U[7:0]			
0x34	INVALV	80				INVAL	V[7:0]			
0x35	UNUSEY	10				UNUS	EY[7:0]			
0x36	UNUSEU	80				UNUSI	EU[7:0]			
0x37	UNUSEV	80				UNUS	EV[7:0]			
0x38	EXCTRL	04	PERMIN	ENINCST	SLE	/[1:0]	OFFST_C	CONT[1:0]	0	CLEVEL
0x39	TRACKA	00	STCTRL	MAC_DET	VCR_DET	VCR_L	EV[1:0]	ATCTRAP	VCTRAP	AGCLSB
0x3A	VBICTLB	00	VBISWAP	TT_SY	/S[1:0]	VBIMID	NEW_CC	CC_OVFL	YOFFENB	COFFENB
0x3B	TRACKB	00	ALT656	VBI_PH	VBI_FR	PH_CTRL	VNOISCT	AGC_L	PG[1:0]	AGC_LKG
0x3C	RTC	00	RTC_DTO	RTC_PID	SEC_POL	TDMOD	VCO_B	IAS[1:0]	PUMP_E	BIAS[1:0]
0x3D	CMDE	2C	ODFST	VSALG	HCOF	E[1:0]		CHIP	REVID	
0x3E	VSDEL	00	TR_MS	NOVIDC			VSDE	C[5:0]		
0x3F	CMDF	00	CTRAPFSC	VIPMODE	EVAVY	UVDLEN	UVDLSL	REGUD	TASKB	CBWI
0x40-5F	GAMMA	-			GA	MMA0[7:0] -	GAMMA31	[7:0]		
0x60-7F	GAMMAD	-	-	-		GAMI	MAD0[5:0] -	GAMMAD3	1[5:0]	
0xC0-DF	GAMUV	-			GA	MUV0[7:0] -	GAMUV31	7:0]		
0xE0-FF	GAMUVD	-	-	-		GAM	UVD0[5:0] -	GAMUVD3	1[5:0]	



	Read Only Status Bits								
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
00h	STAT	CHIPID	VBIFLG	NOVID	FFRDET	PALDET	CDET	HLOCK	CLOCK

CLOCK	Status for	color lock.
	0	Not locked.
	1	Color lock achieved.
HLOCK	Status for	current line tracking mode.
	0	Chip is in initial tracking mode.
	1	Chip is in steady state tracking mode.
CDET	Status for	detection of color.
	0	No color signal is detected.
	1	Color signal is detected.
PALDET	Status for CLOCK is	current detected color format. Information contained in this bit is valid only if s 1.
	0	NTSC color format.
	1	PAL color format.
FFRDET	Status for	current detected field frequency.
	0	50 Hz field frequency, i.e. N,B,G,H,I,D,K,K1,L system.
	1	60 Hz field frequency, i.e. M system.
NOVID	1.0.1.1.1.1.1	
		ect flag. This bit should not be used for detecting the presence of a TV channel putput of a TV tuner.
		•
	from the o	putput of a TV tuner.
VBIFLG	from the c 0 1	Sync has been detected for the last 32 lines.
VBIFLG	from the c 0 1	butput of a TV tuner. Sync has been detected for the last 32 lines. No sync has been detected.
VBIFLG	from the c 0 1 Vertical bl	output of a TV tuner. Sync has been detected for the last 32 lines. No sync has been detected. anking interval flag.
VBIFLG CHIPID	from the c 0 1 Vertical bl 0 1	butput of a TV tuner. Sync has been detected for the last 32 lines. No sync has been detected. anking interval flag. Video is in active region.
	from the c 0 1 Vertical bl 0 1	butput of a TV tuner. Sync has been detected for the last 32 lines. No sync has been detected. anking interval flag. Video is in active region. Video is in vertical blanking region.



				Control R	Register A						
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
01h	CMDA	POWDN	VSE	HFSE	L[1:0]	XT24	PIXSEL	MNFMT	IFMT		
IFMT		anual video NFMT =0.	input stand	ard select. S	Standard se	lection can	be controlle	ed automatic	ally if		
	0										
	1		•		input is 60 l						
MNFM	IT Ma	Manual input format control override. When this bit is 1 the IFMT bit is enabled.									
0 The chip determines the input video standard based on the NTSC if 60 Hz. PAL/SECAM if 50 Hz.									d rate:*		
	1	Input video standard is selected with the IFMT bit.									
PIXSE	EL Se	elect pixel sa	ampling rate).							
	0	Ou	tput data is	at square p	oixel rate.						
	1	Ou	tput data is	at CCIR 60	01 rate.*						
XT24	Se	elect the exte	ernal clock	reference fi	requency.						
	0	Ex	External clock is 26.8 MHz.								
	1	Ex	External clock is 24.576 MHz.*								
HFSEI	L[1:0] Ho	Horizontal tracking loop frequency select.									
	0	Fo	rce loop to	very fast.							
	1	Fo	rce loop to	ast.							
	2	Fo	rce loop to	VCR time c	onstant.*						
	3	Fo	rce loop to	TV time cor	nstant.						
VSE	Cł	hange the ve	ertical end le	ocation of th	he VS.						
	0	Lin	e 10/10.5.*								
	1	Lin	e 9/9.5.								
POWE	DN Po	wer down n	node.								
	0	No	rmal operat	ion.*							
	1	dis	•	output of th	ne CK/CK2 p			CK2 generati ecent frequer			



				Control F	Register B				
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
02h	CMDB	AGCGN	VALIGN	AGCOVF	AGCFRZ	COMP_PH		INSEL[2:0]	
		-							
INSEL	_[2:0] Ar	nalog input o	hannel sele	ect.					
	0	AY	'0 is compo	site input.*					
	1	AY	'1 is compo	site input.					
	2	AC	CR0 is com	posite input					
	3	AC	CR1 is com	posite input					
	4	AY	'0 is Lumina	ance input, ,	ACB0 is chro	ominance in	put.		
	5	AY	'1 is Lumina	ance input, ,	ACB1 is chro	ominance in	put.		
	6	AY	'0 is Iumina	nce input, A	ACB0 is Cb i	nput, ACR0	is Cr input		
	7	AY	'1 is lumina	nce input, A	ACB1 is Cb i	nput, ACR1	is Cr input		
COMF	P_PH Cb	o & Cr phase	e inversion	in case of C	Component i	nput			
	0	No	ormal opera	tion *					
	1	Ph	ase inversi	on					
AGCF	RZ Fr	eeze the an	alog AGC f	or the Y and	d C paths at	their curren	t values.		
	0	AG	GC is runnir	ng. Reading	AGC registe	er returns th	e current A	GC gain.*	
	1	AG	GC is frozer	n. Gain can	be changed	or read with	AGC regis	ster.	
AGCC	OVF AC	GC gain con	trol mode.						
	0	AG	GC gain trad	cks to sync	tip and back	porch delta			
	1			ows, AGC g k porch trac	ain will be re king).*	duced (this	has higher	priority ove	r normal
VALIG	SN VS	S edge align	ment contr	ol.					
	0	pu	-	-	during serrat aligned to h	• •	••••••		
	1		-		ed to half line always aligne	-	-		g on the
AGCO	SN AC	GC gain calo	culation.						
	0		ormal mode ual to 68 Al	-	calculation i	s based on s	sync tip to t	back porch c	lifference
	1	co WI	de. This wil	l reduce the conjunctior	ase on sync AGC gain b with PED a	y a factor of	1/1.25 com	npare to nori	mal mode.



	Control register C										
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
03h CMDC VMEN TSTGE1 0 TSTGPK TSTGPH TSTGFR[1:0] TSTGE									TSTGEN		

TSTGEN	Enable	manual control of horizontal phase and frequency tracking.
	0	Auto phase and frequency tracking.*
	1	Enable manual control of horizontal phase and frequency with TSTGFR[1:0] and TSTGPH .
TSTGFR[1:0]	When T	STGEN == 1, these two bits control the horizontal frequency tracking.
	00	Stop frequency tracking and freeze the frequency at the current value.*
	01	Horizontal frequency tracks the input.
	1X	Horizontal frequency tracking ignores video input and runs at nominal value based on the field rate and output pixel rate selected by IFMT and PIXEL bits.
TSTGPH	When T	STGEN == 1, this bit controls the horizontal phase tracking.
	0	No phase tracking.*
	1	Horizontal phase tracks the input video or HS1 input if in slave mode.
TSTGPK	If TSTG	E1 == 1, this bit controls AGC.
	0	AGC clamps to back porch and gain is set based on sync tip-back porch difference.*
	1	AGC clamps to sync tip and gain is set based on peak-valley difference.
TSTGE1	Enables	the function of TSTGPK .
	0	Disables TSTGPK.*
	1	Enables TSTGPK .
VMEN	Vertical	master mode.
	0	Normal vertical sync operation.*
	1	Vertical sync ignores input and free runs at 50 Hz or 60 Hz. This mode can be used to generate video timing for a slave device.



	Control Register D										
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
04h	CMDD	EAV	CADC_PD	CKDIR	INPSL[1:0] SYNDIR PROG				GPPORT		

GPPORT	read on	I purpose port. This register is useful only if DATAA[2:0] == 7. If DIRA == 0, this bit is ly and reflects the logic state at PORTA pin. If DIRA == 1, any value written to this bit will at PORTA pin.
PROG	Progres	sive YPbPr Input Mode, ADC sampling clock = 54 MHz
	0	Interlaced YPbPr Input Mode.(720x480i)
	1	Progressive YPbPr Input Mode.(720x480p)
SYNDIR	HS1 an	d VS pin direction control.
	0	HS1 and VS are output.*
	1	HS1 and VS are input.
INPSL[1:0]	Video ir	nput and clock source select.
	0	Video source is analog and connected to the chip's analog input. Clock is internally generated.*
	1	Video source is 8-bit digital CbYCr and connected to EXV0 through EXV7 pins.
	3	Video source is 8-bit digitized CVBS and connected to EXV0 through EXV7 pins.
CKDIR	Clock s	elect.
	0	Clock is from internal clock generator. A reference clock at XTALI pin is required.*
	1	Clock is from CK pin. When this is selected, the CK pin automatically becomes an input.
CADC_PD	C-ADC'	s Power down mode.
	0	All ADC's Power On.
	1	C-ADC's Power Down, in case of CVBS input modes*.
EAV	In 8-bit	digital CbYCr input mode, this bit selects the sync source.
	0	Horizontal and vertical syncs are from HS1 and VS pins, respectively.*
	1	Syncs are embedded in the 8-bit digital data stream (CCIR 656 compatible).



	HAV Start Control											
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
05h	HAVB				HAVB	[7:0]						
0Ch	HXTRA		HAVB[10:8]			HAVE[10:8]		HS1BE0	HS2BE0			

HAVB[10:0] This 11-bit register is used to define the start location of the HAV signal relative to the sync tip (for CVBS input, this is the composite video sync tip. For 8-bit CbYCr input, this is the leading edge of the HS1 or EAV). The content of this register is a 2's complement number which is used as an offset to the default. The resolution for this register is 1 CK clock.

	HAV End Control											
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
06h	HAVE				HAVE	[7:0]						
0Ch	HXTRA		HAVB[10:8]			HAVE[10:8]		HS1BE0	HS2BE0			

HAVE[10:0] This 11-bit register is used to define the end location of the HAV signal relative to the sync tip. The content of this register is a 2's complement number which is used as an offset to the default The resolution for this register is 1 CK clock.

	HS1 Start Control										
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0										
07h	HS1B				HS1B	[8:1]					
0Ch	HXTRA		HAVB[10:8]			HAVE[10:8]		HS1BE0	HS2BE0		

HS1B[8:1] - If HS1 is programmed as an output, this 9-bit register defines the start location of the HS1 HS1BE0 signal. The content of this register is a 2's complement number which is used as an offset to the default. The resolution for this register is 1 CK clock.



HS1 End Control										
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0									
08h	HS1E		HS1E[8:1]							
0Ch	HXTRA		HAVB[10:8]			HS1BE0	HS2BE0			

HS1E[8:1] - If HS1 is programmed as an output, this 9-bit register defines the end location of the HS1 HS1BE0 signal. The content of this register is a 2's complement number which is used as an offset to the default. The resolution for this register is 1 CK clock.

	HS2 Start Control											
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
09h	HS2B		•		HS2B	[8:1]						
0Ch	HXTRA		HAVB[10:8]			HS1BE0	HS2BE0					

HS2B[8:1] -This 9-bit register defines the start location of the HS2 signal. The content of this register is a
2's complement number which is used as an offset to the default HS2B location. The resolution
for this register is 1 CK clock.

	HS2 End Control											
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
0Ah	HS2E				HS2E	[8:1]						
0Ch	HXTRA		HAVB[10:8] HAVE[10:8] HS1BE0 HS									

HS2E[8:1] - This 9-bit register defines the end location of the HS2 signal. The content of this register is a 2's complement number which is used as an offset to the default HS2E location. The resolution for this register is 1 CK clock.



				AGC C	ontrol						
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
0x0B	0x0B AGC AGC[7:0]										

AGC[7:0] This register is used to manually set AGC when **AGCFRZ** is set to "1". The content in the register is unsigned.

			Chro	ma Demod	ulation Co	ntrol					
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
0Dh	ODh CDEM OUTHIZ FSEC TBC_ON CIFCMP[1:0] 0 0 0										

CIFCMP[1:0]	IF compe	nsation for the chroma path.
	0	No compensation.*
	1	Upper chroma side band is 1 dB higher than lower side band.
	2	Upper chroma side band is 3 dB higher than lower side band.
	3	Upper chroma side band is 6 dB higher than lower side band.
TBC_ON	Time bas	ed correctionTest Mode
	0	Normal operation*
	1	TBC Test mode.
FSEC	Chroma f	requency demodulation filter select for SECAM video.
	0	Select SECAM chroma frequency demodulation filter if SECAM video is detected.*
	1	Always use SECAM chroma frequency demodulation filter.
OUTHIZ	logic LOV	e software output three-state control bit. If this bit is set to a "1", or the OEN pin is at a V level, output pins can be selectively put in the high impedance state using the I software control bits OENC[1:0] .
	0	This is default setting.*
	1	This will enable the output pins to be three-stated regardless the state of the OEN pin.



				Port A and	B Control								
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0				
0Eh	PORTAB	DIRB		DATAB[2:0]		DIRA		DATAA[2:0]					
DATAA			A data select. For internal gate signal locations. Port A is disconnected from the internal signal path.*										
	0 1					porch gate)							
	2					tip gate) sig	0						
	2					· burst gate)							
	4					• /	•	nal. The CB	GW is high				
				plor burst pe	•	ior burbt gut	e mae, eig		ovv to riight				
	5	Por	t A is conne	ected to the	SLICE (mic	d way of the	sync tip) si	gnal.					
	6	Por	t A is conne	ected to the	VBI (vertica	al blanking i	nterval) sig	nal.					
	7	Por	t A is conne	ect to the GI	PPORT bit.								
DIRA	Por	t A direction control.											
	0	sele	Port A is configured as input. The input is connected directly to the signal path selected by DATAA[2:0] . The internally generated gate signal is disconnected from the signal path.*										
	1		t A is an ou FAA[2:0] .	tput and is	driven by th	ne internally	generated	signal as sel	ected by				
DATAB	[2:0] Por	t B data sel	ect. For inte	ernal gate si	gnal locatio	ons.							
	0	Por	t B is disco	nnected fror	n the intern	al signal pa	th.*						
	1	Por	t B is disco	nnected.									
	2	Por	t B is conne	ected to the	FH2 (twice	per line pul	ses) signal						
	3	Por	t B is conne	ected to the	FS_PULSE	E (falling edg	ge of the sy	nc tip) signal					
	4					•	, 0	This signal i or RGB data)	•				
	5			ected to the es that outp	_	· ·) signal. Th	nis signal is h	igh for				
	6	Por	t B is conne	ected to the	COFF sign	al.							
	7	Por	t B is disco	nnected.									
DIRB	Por	t B directior	n control.										
	0	sele		TAB[2:0]. 1				to the signa al is disconn					
	1		t B is an ou FAB[2:0] .	tput and is	driven by th	ne internally	generated	signal as sel	ected by				



			L	.uma Contr	ol Registe	r								
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
0x0F	LUMA	0	UNIT	RGBH	PED	HYBWR	CTRAP	HYPI	< [1:0]					
		_												
HYPK[1	:0] Lun	ninance hor	izontal peal	king control	around 3 M	IHz.								
	0													
	1													
	2	Incr	eased peak	king. (4 dB)										
	3	Мах	kimum peak	ing. (8 dB)										
CTRAP	Chr	 Chroma trap (notch filter) in the luma path. No chroma trap. This mode is recommended for S-video or component video input. 												
	0	No	chroma trap	. This mode	e is recomm	nended for S	S-video or co	omponent v	ideo input.'					
	1	Chr	oma trap is	enabled.										
HYBWF	R Lun	ninance hor	izontal band	dwidth reduc	ction contro	l.								
	0	Full	bandwidth.	*										
	1	1 Reduced bandwidth.												
PED	Ena	Enable gain correction for 7.5 blank-to-black setup (pedestal).												
	0													
	1													
RGBH	Hig	h gain to pro	oduce full ra	ange Y for 0	% (or 7.5%	if PED = 1)	to 100% in	put.						
	0	Blac	ck (0% or 7	.5%) to peal	k white(100	%) input pro	oduce Y coo	le 16 to 23	5.*.					
	1	Blac	ck (0% or 7	5%) to peal	k white(100	%) input pro	oduce Y coo	le 0 to 255.						
UNIT				e both set to PSL[1:0] = ´		ng this bit to	a "1" produ	ices a unit	gain for					
	0	Lum	na DC gain	is controlled	by PED a	nd RGBH as	s described	for each bi	t.*					
	1	Lum	na DC gain	is unity for (CCIR 601 d	igital input.								



				Contrast	Control						
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x10	0x10 CON CON[7:0]										

CON[7:0] This 8-bit register contains a 2's compliment number for contrast control.

				Brightnes	s Control						
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
0x11	0x11 BRT BRT[7:0]										

BRT[7:0] Brightness control register. The number contained in the register is 2's compliment.



			Ch	roma Cont	rol Registe	r A			
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x12	CHROMA	ACCFRZ	PALM	PALN	CBW	COR	E[1:0]	CKIL	.L[1:0]
		-			•				
CKILL[lor kill.							
	0		o detect mo e 128.*	de. If color	burst is too	low or no co	lor burst, c	hroma data	is forced to
	2	Chr	oma is alwa	ays ON.					
	3	Chr	oma data is	s always for	ced to code	e 128.			
CORE[1:0] Ch	roma data co	oring.						
	0	No	coring.						
	1	Chr	oma data v	vithin the rai	nge 128+/-1	I, inclusive,	will be force	e to 128.	
	2	Chr	oma data v	vithin the rai	nge 128+/-3	3, inclusive,	will be force	e to 128.*	
	3	Chr	oma data v	vithin the rai	nge 128+/-7	7, inclusive,	will be force	e to 128.	
CBW	Ch	roma bandw	idth contro	l.					
	0	Chr	oma 3 dB b	andwidth is	850 kHz.*				
	1	Chr	oma 3 dB b	andwidth is	550 kHz.				
PALN	Sel	ect color tra	cking for P	AL-N, or NT	SC-N when	input field i	ate is 50 H	z and Fsc i	s 3.58 MHz.
	0	Sele	ect NTSC-N	٨.*					
	1	Sele	ect PAL-N.						
PALM	Sel	ect color tra	cking for P	AL-M or NT	SC-M when	n input field i	ate is 60 H	z.	
	0	Sele	ect color tra	acking for N	TSC-M.*				
	1	Sele	ect color tra	acking for P/	AL-M.				
ACCFR	Z Chi	roma gain tra	acking free	ze control.					
	0	Chr	oma gain tr	acks the inp	out. Color s	aturation ca	n be adjust	ed with SA	Г.*
	1	Chr	oma gain fr	eezes at the	e current sa	turation leve	el.		



			Chr	oma Conti	rol Registe	r B					
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x13	0x13 CHROMB CDLY[3:0] SCHCMP[3:0]										

SCHCMP[3:0]	Phase constant compare value for color burst phase relative to sync tip. Each step is 22.5
	degrees with the value of 0 equal to 0 degree.

CDLY[3:0] Chroma path group delay relative to the luma path (in unit of CK):

-	5 1 1 5 1 1
0	No delay.
1	-0.5
2	1
3	0.5
4	2
5	1.5
6	3
7	2.5
8	-4
9	-4.5
А	-3
В	-3.5
С	-2 *
D	-2.5
Е	-1
F	-1.5



Chroma Demodulation Control and Status												
Index	Mnemoni	c bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
0x14	x14 DEMOD FSCDET SECDET CDMLPF CTRACK MNFSC[1:0] MNSECAM[1:0]											
MNSEC	CAM[1:0] E	nable manua	SECAM in	put detectio	n.							
	0 Detection of SECAM input is automatic.*											
	2 Force the chip to assume input is not SECAM.											
	3 Force the chip to assume input is SECAM.											

	3	Force the chip to assume input is SECAM.
MNFSC[1:0]	Enable m	anual Fsc detection.
	0	Detection of Fsc frequency is automatic.*
	2	Force chip to assume input Fsc is 4.43 MHz or 4.286 MHz.
	3	Force chip to assume input Fsc is 3.58 MHz.
CTRACK	Chroma f	requency tracking mode.
	0	Chroma frequency tracking is based on the field rate and Fsc.*
	1	Chroma frequency tracking is based on field rate only.
CDMLPF	Bypass th	ne LPF in the chroma demodulator.
	0	Chroma data pass through the LPF for color demodulation.*
	1	Chroma data bypass the LPF. This setting is used for component video input.
SECDET	SECAM	detection (read only).
	0	Chip did not detect SECAM input.
	1	Chip detected SECAM input.
FSCDET	Color sub	ocarrier detection (read only).
	0	Chip detected 4.43 MHz or 4.286 MHz Fsc.
	1	Chip detected 3.58 MHz Fsc.



	Color Saturation Control										
Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
0x15	0x15 SAT SAT[7:0]										

SAT[7:0] Color saturation control register. Register content is in 2's complement if **TSTCGN**=0. 0 value corresponds to nominal saturation.

	Hue Control										
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
0x16	0x16 HUE HUE[7:0]										

HUE[7:0] Hue control register. The register content is in 2's compliment format. It covers the range from -180° to +178.59° degree. The resolution is 1.41°/LSB.



	Vertical Processing Control A											
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
0x17	VERTIA	MNYCMB	١	CMBCO[2:	0]	VRT2X		VCTRL[2:0]				
VCTRL	[2:0] Lui	minance ver	tical filter co	ontrol.								
	0	Sca	ler uses LF	PF path, con	nb uses HF	PF.*						
	1	Sca	ler uses fu	ll bandwidth	, comb is c	lisabled.						
2 Scaler is disabled, comb uses full bandwidth.												
3 Scaler uses LPF, comb is disabled.												
4 Scaler is disabled, comb uses HPF.												
VRT2X 3/5-tap vertical scaler filter select.												
0 Select 3-tap vertical scaler filter.*												
	1			ertical scaler n or equal to		•	e used onl	y if horizontal	ly cropped			
YCMBC	CO[2:0] Lui	ma comb filte	er coefficie	nts selectior	n when the	MNYCMB is	set to "1"					
	0	[1/4	1/2 1/4].*									
	1	[3/8	1/2 1/8].									
	2	[1/2	1/2 0].									
	3	[1 0	0].									
	4	[0 1	0].									
	5	[1/2	0 1/2].									
	6	[0 1	/2 1/2].									
	7	[1/8	1/2 3/8].									
MNYC	//B Se	lect between	auto and	manual lum	a comb filte	er coefficients	5.					
	0		na comb filt ndard.*	er coefficier	nts are auto	omatically sel	lected bas	ed on input v	ideo			
	1	Lurr	na comb filt	er coefficier	nts are sele	ected with YC	MBCO[2	0].				



Vertical Processing Control B											
IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
HYLPF[2:0]			HYBWI	HYDEC	VSCLEN[1:0]		0				

VSCLEN[1:0]	Vertical so	caling enable.
	0	Vertical scaling is enabled.*
	1	Vertical scaling is disabled.
	2	Vertical scaling is disabled. Video is 1-line delayed.
	3	Vertical scaling is disabled. Video is 2-line delayed.
HYDEC	Luma patl	n decimation filter enable.
	0	Luma path decimation is enabled.*
	1	Luma path decimation is disabled.
HYBWI	Luma patl	n decimation filter bandwidth select.
	0	Normal bandwidth.*
	1	Bandwidth is 1 MHz higher.
HYLPF[2:0]	Horizonta	I luma LPF bandwidth control.
	0	Full bandwidth.*
	1	4.5 MHz bandwidth.
	2	3.5 MHz bandwidth.
	3	2.5 MHz bandwidth.
	4	1.5 MHz bandwidth.



	Vertical Processing Control C											
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
0x19	VERTIC	MNCCMB	C	CMBCO[2:	0]	ACMBEN	VYBW	EVAVEV	EVAVOD			
		_										
EVAVO	D En	able VAV sig	nal output	during ODD	field.							
	0	VAV	' signal is d	isabled (alw	ays inactiv	/e) during OI	DD field.					
	1	VAV	signal is e	nabled duri	ng ODD fie	eld.*						
EVAVE	√ En	able VAV sig	nal output	during EVE	N field.							
	0 VAV signal is disabled (always inactive) during EVEN field.											
	1 VAV signal is enabled during EVEN field.*											
VYBW												
	0 Full bandwidth.*											
	1	1 Reduced bandwidth.										
ACMBE	N En	able luma ac	tive comb f	or NTSC.								
	0	Acti	ve comb is	disabled.*								
	1	Acti	ve comb is	enabled.								
ССМВС	CO[2:0] Ma	inual chorma	comb filter	coefficient	s select.							
	0	Sele	ect the coef	ficient set ['	1/2 1/2 0] (if VRT2X = 0).*					
	1	Sele	ect the coef	ficient set ['	1/4 1/2 1/4] (if VRT2X =	0).					
	2	Sele	ect the coef	ficient set [(0 1/2 1/2 0	0] (if VRT2X	= 1).					
	3	Sele	ect the coef	ficient set [(0 1/4 1/2 1/	4 0] (if VRT2	X = 1).					
	4	Sele	ect the coef	ficient set ['	100].							
	5	Sele	ect the coef	ficient set [(010].							
	6	Sele	ect the coef	ficient set [(001].							
	7	No d	output (disa	ubled).								
MNCCN	/IB Ch	roma comb f	ilter coeffic	ients are se	elected aut	omatically or	manually.					
	0			ts are autor AM must us		elected base e.*	d on the se	elected vide	o input			
	1	Filte	er coefficien	ts are seled	cted manua	ally with CCM	BCO[2:0]					



	Horizontal Scaling Ratio											
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
0x1A	HSCLL		HSCL[6:0]									
0x1B	HSCLH	HSCLH HSCL[14:7]										

CMBMOD	This bit controls when comb is enabled internally.					
	0 Comb is enabled by the internal signal COMB_EN	*				
	1 Comb is enabled when VAV is active.					
HSCL[14:0]	The 15-bit register defines a horizontal scaling ratio of HSCL[value will become effective during the next vertical sync.	14:0]/2 ¹⁵ . Any change to this				

	Vertical Scaling Ratio											
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
0x1C	VSCLL			ACMBCO	ACMBRE							
0x1D	VSCLH		VSCL[13:6]									

ACMBRE	Active co	mb filter threshold select.
	0	High threshold.*
	1	Low threshold.
ACMBCO	Active co	mb filter coefficient set select.
	0	Use the set of coefficients for 100% comb.*
	1	Use the set of coefficients for 75% comb.
VSCL[13:0]		it register defines a vertical scaling ratio of VSCL[13:0]/2 ¹⁴ . Any change to this value ne effective during the next vertical sync.



output at CK clock rate.

OFMT[3:0]

Output Control A											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
0x1E	0x1E OFMTA GAMEN[1:0] OENC[1:0] OFMT[3:0]										

Digital video output format select. 16 and 24 bit data are output at CK2 clock rate. 8 bit data are

	0	16-bit YCbCr 4:2:2 output on the Y and C output ports.*
	1	12-bit YCbCr 4:1:1 output on the Y and C output ports.
	2	8-bit YCbCr 4:2:2 without embedded timing reference codes.
	3	8-bit YCbCr 4:2:2 with embedded timing reference codes.
	4	24-bit YCbCr 4:4:4.
	5	16-bit RGB 565.
	6	24-bit RGB 888 with linear bit ordering.
	7	24-bit RGB 888, bit ordering is an extension of the 16-bit RGB 565 format.
	8	Same as mode 2 with the additional of 8-bit YCbCr 4:2:2 data output on the EXV port. While the Y port can be scaled down, the EXV port will always be a full size picture.
	9	Same as 8 with the addition of SAV and EAV codes.
	A	output Y ADC data all the time (including syncs) on the Y port, C port is non-scaled 656 data with no timing codes.
	В	Output Y ADC data all the time (including syncs) on the Y port, Output Cb ADC data all the time (including syncs) on the C port, Output Cr ADC data all the time (including syncs) on the EXV port,
OENC[1:0]		ither the OEN pin is low or the OUTHIZ is a "1", these two bits will determine which ins are three-stated.
	0	All video data pins are input(EXV) and Hi-Z(Y,C)
	1	All pins are input(I/O Pins) and Hi-Z(All output pins) except CK, CK2 pins.
	2	All pins listed above, plus CK and CK2 are input(CK), Hi-Z(CK2)
	3	Always output data.
GAMEN[1:0]	Gamma	correction enable.
	0	No gamma correction.*
	1	Gamma correction is applied to Y/G data.
	2	Gamma correction is applied to U/B and V/R data.
	3	Gamma correction is applied to Y/G, U/B, and V/R data.



Output Control B												
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
0x1F	OFMTB	VSVAV	EVAN	ID[1:0]	EVHS1	EVHAV	EVEHAV	EVAVG	EVANDL			
EVAVG		e EVAV with		0								
	-	 EVAV is not gated with VAV. EVAV may be active outside of active VAV region.* EVAV is gated with VAV. EVAV can be active only when VAV is active. 										
	1		0		VAV can be	e active only	/ wnen vAv	is active.				
EVEHA		itional quali										
	-	 0 No additional qualifier.* 1 EHAV uses qualifier from EVAND[1:0]. 										
	1 Add		•		EVAND].						
EVHAV	Add 0	Additional qualifier for HAV.										
	1		No additional qualifier.* HAV uses qualifier from EVAND[1:0] .									
EVHS1		Additional qualifier for HS1.										
	0	•	No additional qualifier.*									
	1			•								
EVAND[1:0], Qua	Qualifier signal that defines active video lines. This control enables 656 codes, HAV, EHAV and										
EVANDI		HS1. EVANDL is the EVAND LSB. These three bits are grouped together and explained below										
	0											
	1	Qua	Qualifier is EVAV Any line during vertical active or blank will be output.									
	2		Qualifier is EVAV and VAV All lines during vertical blank (VAV==0) and all lines when EVAV is active during vertical active will be output.									
	3	Qua	Qualifier is VAV All lines during vertical active will be output.									
	4		Qualifier is EVAV and VAV All lines that EVAV is active during vertical active will be output.									
	5		Qualifier is EVAV, VAV and VBI_RAW_EN All lines as in option 4 plus the VBI RAW ADC lines.									
	6			AV, VAV, VE iced Lines.	BI_RAW_EN	and VBI_S	SLC_EN A	ll lines as ir	n option 5			
	7	All V	/BI sliced a	nd VBI RA	W Lines only	/.						
VSVAV	Ena	ble VAV to	be output to	o VS.								
	0	Out	out normal	VS.*								
	1	VSI	has the sar	ne output a	s VAV <mark>(this</mark> a	affects the	V flag in 656	6 code).				



VBI Decoder Control												
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
0x20	VBICTL	VBCVBS	VYFM	IT[1:0]	VBINSRT	ODDEN	EVENEN	ODDC	DS[1:0]			
							·					
ODDOS	S[1:0] Lin	Line offset for ODD field. See also VBIL [15:0].										
	0	ODD field line offset is -1 compared to EVEN field.*										
	1	No d	offset.									
	2	ODI	D field line of	offset is 1 o	compared to	EVEN field	l.					
	3	ODI	D field line of	offset is 2 of	compared to	EVEN field	l.					
EVENE	N VB	VBI data processing for EVEN field.										
	0	No processing.*										
	1	1 VBI processing is enabled for EVEN field.										
ODDEN	I VB	VBI data processing for ODD field.										
	0	Nop	No processing.*									
	1	VBI	processing	is enabled	d for ODD fie	eld.						
VBINSF	RT En	Enable VBI data to be output on the Y bus.										
	0	VBI	VBI data is not output on the Y bus.*									
	1	VBI	VBI data is output on the Y bus.									
VYFMT	[1:0] Wh	en VBINSR	T = 1, these	e bits contr	ol how VBI o	data are out	put on the Y	bus.				
	0	1 bit	1 bit on Y7 per CK2 clock.*									
	1	1 bit	on Y7 plus	s a "1" on ነ	/3 per CK2 o	clock.						
	2	4 bit	s on Y7Y	4, with first	bit on Y7, la	st bit on Y4	l, plus a "1" d	on Y3 per (CK2 clock.			
	3	8 bit	s on Y7Y	D, with first	bit on Y7, la	st bit on YC), per CK2 cl	ock.				
VBCVB	VB	-	ew VBIMIC		C to be outp s simultaneou							
	0	Out	out sliced V	BI data for	r any line wh	ose VBIL v	alue ~= 0.*					
	1	Out	out digitized	l CVBS da	ta for any lin	e whose VI	BIL value ~=	0.				
			-		-							



First Decoded Close-Caption Data Byte (Read Only)											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
0x21	CCDAT1	b0	b1	b2	b3	b4	b5	b6	P1		

CCDAT1 This byte contains the first byte of the decoded close-caption data as defined in EIA-608. In order for this register to receive the CC data, **VBINSRT** must be programmed to a "1", and **VYFMT[1:0]** must be programmed with the value 3. The same applies to **CCDAT2**. For normal NTSC Closed Caption decoding, **ODDEN** should be set to a "1", **VBIL12** should be programmed with the value 1.

Second Decoded Close-Caption Data Byte (Read Only)											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
0x22	CCDAT2	b0	b1	b2	b3	b4	b5	b6	P2		

CCDAT2 This byte contains the second byte of the decoded close-caption data as defined in EIA-608.

	VBI Data Decoding											
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
0x23	VBIL30	VBIL3		VBIL2		VBIL1		VBIL0				
0x24	VBIL74	VBIL7		VBIL6		VBIL5		VBIL4				
0x25	VBIL118	VBIL11		VBIL10		VBIL9		VBIL8				
0x26	VBIL1512	VBI	L15	VBIL14		VBIL13		VBIL12				

- VBIL0..VBL115 These 16 2-bit numbers select how the chip should decode the VBI data for each VBI line. For 60 Hz video, VBIL1 through VBIL15 correspond to lines 10 through 24 in the ODD field, and lines 273 through 286 in the EVEN filed for NTSC (refer to NTSC line numbering convention). For 50 Hz video, VBIL1 corresponds to line 7 in the ODD field, and line 320 in the EVEN field. VBIL0 is used for all other lines not covered by VBIL1 through VBIL15.
 - 0 Decode normal video.*
 - 1 Decode Closed Caption data.
 - 2 Decode Teletext data.
 - 3 Decode WSS data.



	Teletext Frame Alignment Pattern											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
0x27	0x27 TTFRAM TTFRAM[7:0]											

TTFRAM[7:0] User programmable Teletext frame alignment pattern.

	UV Offset Adjustment												
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0												
0x29	UVOFFH	TSTCLC TSTCGN 0 TSTCFR				FR UOFFST[5:4] VOFFST[5:4]							
0x2A	UVOFFL		UOFFS	ST[3:0]			VOFF	ST[3:0]					

VOFFST[5:0], UOFFST[5:0]	These two 6-bit 2's compliment values are for offset adjustment to the U and V components of the chroma data. The resolution is 1/4 LSB of the 8-bit U and V.
TSTCFR	Chroma frequency tracking control.
	0 Chroma frequency tracking is enabled.*
	1 Chroma frequency tracking is open loop.
TSTCGN	Chroma gain control.
	0 Chroma gain tracks input.*
	1 Chroma gain is controlled by SATonly.
TSTCLC	Cloche filter bypass.
	0 Cloche filter is enabled for SECAM input.*
	1 DC bypass of the cloche filter.



	U Component Gain Adjustment											
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
0x2B	Dx2B UGAIN UGAIN[7:0]											

UGAIN[7:0] U component gain adjustment. The nominal value is 0.

	V Component Gain Adjustment											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
0x2C	0x2C VGAIN VGAIN[7:0]											

VGAIN[7:0] V component gain adjustment. The nominal value is 0.

	VAV Begin										
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
0x2D	VAVB		VAVB[6:1]						VAVEV0		

VAVEV0	The LSB for VAVB and VAVE for the even field.
VAVOD0	The LSB for VAVB and VAVE for the odd field.
VAVB[6:1]	The 6 MSB's of a 7-bit unsigned number which defines the start of VAV. The value "0" corresponds to line 4.

	VAV End											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
0x2E	VAVE		VAVE[8:1]									

VAVE[8:1] The 8 MSB's of a 9-bit unsigned number which defines the end of VAV. The value "0" corresponds to line 4.



Chroma Tracking Control Register												
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
0x2F	CTRACK	0	0	DMCTL[1:0]		CGTC[1:0]		CFT	C[1:0]			
		-				-		-				
CFTC[1	-	roma freque		ng time con	stant.							
	0	Slov	ver.*									
	1	Slov	v.									
	2	Fas	t.									
	3	Fas	ter.									
CGTC[1	:0] Ch	roma gain t	racking tim	e constant.								
	0	Slov	ver.*									
	1	Slov	V.									
	2	Fas	t.									
	3	Fas	ter.									
DMCTL	[1:0] Ch	roma demo	dulation by	pass mode.								
	0	Chro	oma demo	dulation is e	enabled.*							
	1	Chro	oma demo	dulation is b	ovpassed for	r digital YCb	Cr input.					
	2	Chro	oma demo	dulation is b		r analog YP	•	Cb path is p	hase			
	3				oypassed fo 2 clock peri	r analog YP od.	bPr input. (Cr path is ph	ase			



	Timing Signal Polarity Control											
Index	IndexMnemonicbit 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0											
0x30	POLCTL	EVAVPL	VSPL	ODDPL	HAVPL	EHAVPL	HS2PL	VAVPL	HS1PL			

HS1PL	HS1 pola	arity.
	0	Active high.*
	1	Active low.
VAVPL	VAV pola	rity.
	0	Active high.*
	1	Active low.
HS2PL	HS2 pola	arity.
	0	Active high.*
	1	Active low.*
EHAVPL	EHAV po	larity.
	0	Active high.*
	1	Active low.
HAVPL	HAV pola	arity.
	0	Active high.*
	1	Active low.
ODDPL	ODD pol	arity (this also affects the F bit in 656 code).
	0	Active high.*
	1	Active low.
VSPL	VS polar	ity (this also affect the V bit in 656 code).
	0	Active high.*
	1	Active low.
EVAVPL	EVAV po	larity.
	0	Active high.*
	1	Active low.



	Reference Code Insertion Control											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
0x31	REFCOD	YCRANG	0	0	0	0	0	0	0			

YCRANG

Digital video output range control.

0 Y and C ranges are limited to 1 - 254; R, G, and B ranges are limited to 1 - 254.*

1 Y range is limited to 16 - 235; C range is limited to 16 - 240; R, G, and B ranges are limited to 16 - 240.

	Invalid Y Code										
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x32	INVALY		INVALY[7:0]								

INVALY[7:0] User programmed code to be output for Y data when HAV is active but EHAV is inactive.

	Invalid U Code										
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x33	INVALU		INVALU[7:0]								

INVALU[7:0] User programmed code to be output for U data when HAV is active but EHAV is inactive.

	Invalid V Code										
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x34	INVALV		INVALV[7:0]								

INVALV[7:0] User programmed code to be output for V data when HAV is active but EHAV is inactive.



	Unused Y Code										
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x35	0x35 UNUSEY UNUSEY[7:0]										

UNUSEY[7:0] User programmed code to be output for Y data when HAV is inactive.

	Unused U Code										
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x36	UNUSEU	U UNUSEU[7:0]									

UNUSEU[7:0] User programmed code to be output for U data when HAV is inactive.

	Unused V Code										
Index	Mnemonic	nemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0									
0x37	UNUSEV		UNUSEV[7:0]								

UNUSEV[7:0] User programmed code to be output for V data when HAV is inactive.



			Extra Conti	ol Bits for	the S5D26	50 Version			
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x38	EXCTRL	PERMIN	ENINCST	SLE	V[1:0]	OFFST_C	CONT[1:0]	0	CLEVEL
CLEVE	EL P	rogrammable	e CKILL bur	st level sele	ect bit.				
	0	Bur	st peak leve	l is 11 IRE.	*				
	1	Bur	st peak leve	l is 5.5 IRE					
OFFST	CONT Y	ADC, C-AD	C Offset tim	e control					
[1:0]	0	0.5เ	IS Y-ADC/1	.0us C-ADO	C Offset tim	ing			
	1	1.0	IS Y-ADC/2	.0us C-ADO	C Offset tim	ing*			
	2	2.0u	IS Y-ADC/3	.0us C-ADO	C Offset tim	ing			
	3	3.0ເ	IS Y-ADC/4	.0us C-ADO	C Offset tim	ing			
SLEV[1:0] H	SYNC Slice	level contro	l for robust	sync detec	tion			
	0	Slic	e level fixed	l to 50%(Sa	ame as KS0)127B)*			
	1	Slic	e level fixed	to 88%					
	2	Slic	e level fixed	to 25% or	75% variab	ole, in case o	of input cond	dition	
	3	Auto	o slice level	based on b	back porch	and sync tip			
ENINC	ST S	caler enable	control bit c	luring VBI.					
	0	Sca	ler on durin	g VBI interv	/al (defined	by VAV).*			
	1	Sca	ler off durin	g VBI interv	/al.				
PERM	IN In	tegration tim	e for auto s	lice level cr	eation				
	0	Fas	t*						
	1	Slov	v						



			Trackir	ng Configu	ration Con	trols A			
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x39	TRACKA	STCTRL	MAC_DET	VCR_DET	VCR_L	EV[1:0]	ATCTRAP	VBCTRAP	AGCLSB
		_			-		-		
AGCL	SB AG 1.	SC LSB for o	control of th	e 9 bit AGC	gain value	. This bit or	nly write to A	AGC when A	AGCFRZ is
	0	Wri	e '0' to AG	C 9 bit contr	ol I SB if A	GCFRZ = 1	*		
	1			C 9 bit contr					
VBCTF	RAP Ch			ng the VBI.			-		
	0	•		controlled b	by CTRAP	only.*			
	1	Chr	oma trap er	habled durin	ig VBI.				
ATCTF	AP Au	to Chroma	Trap on lum	na path whe	n VCR inpu	it is detecte	ed.		
	0	Chr	oma trap is	controlled b	by CTRAP	only.*			
	1	If V	CR type inp	ut is detecte	ed, then CT	RAP is ena	abled.		
VCR_L	.EV Se	t the Fh var	iation from	nominal for	detection o	f VCR type	input.		
	0	50 I	PPM.*						
	1	100	PPM.						
	2	200	PPM.						
	3	400	PPM.						
VCR_E	DET Sta	atus bit. Det	ect input th	at is not SC	H locked su	uch as cons	sumer type '	VCR (Read	only).
	0	SCI	H locked vic	leo.					
	1	Col	or burst not	locked to F	h (VCR).				
MAC_I	DET Sta	atus bit. Ma	crovision Er	ncoded Data	a detected a	as input vide	eo source (F	Read only).	
	0		ndard video						
	1			coded data	detected.				
STCTF		ate machine							
	0			achine tran					
	1	Ste	ady state sy	nc level rer	noved as c	ondition for	lock.		



	VBI Control Register B										
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x3A	VBICTLB	VBISWAP	TT_SYS[1:0]		VBIMID	NEW_CC	CC_OVFL	YOFFENB	COFFENB		

COFFENB	Disable	control for the C-path clamp control.
	0	C-path clamp works as normal.*
	1	C-path clamp disabled.
YOFFENB	Disable	control for the Y-path clamp control.*
	0	Y-path clamp works as normal.*
	1	Y-path clamp disabled.
CC_OVFL	Defines (Read C	when the current CCDAT1,2 data has over written previous data that was not read. Only)
	0	Current data has not generated an overflow condition.
	1	Current data as written over data that was not read.
NEW_CC	Defines Only)	when new Closed Caption data is ready for reading from the CCDAT1,2 bytes. (Read
	0	Current data in CCDAT1,2 has already been read.
	1	Current data in CCDAT1,2 is new.
VBIMID	Change	s function of WSS enable (per line bases during VBI) to a raw CVBS enable.
	0	When VBIL (0-15) = 3, current line is enabled for WSS slicing.*
	1	When VBIL (0-15) = 3, current line is enabled for raw ADC output.
TT_SYS	Select T	eletext input system when auto detect is not possible.
	0	Auto Teletext Select.*
	1	Teletext System B.
	2	Teletext System C.
	3	Teletext System D.
VBISWAP	Reverse	e the bit order for data output from the closed caption or Teletext slicer.
	0	Same as KS0127 First bit sliced is located in MSB position.*
	1	First bit sliced (in time) is located in LSB position.



			Trackir	ng Configu	ration Cont	trols B			
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x3B	TRACKB	ALT656	VBI_PH	VBI_FR	PH_CTRL	VNOISCT	AGC_L	PG[1:0]	AGC_LKG
		=			÷				
AGC_I	LKG AG	C gain trac	king loop tir	ne constan	t for initial tr	acking mod	le.		
	0	San	ne as stead	y state time	e constant.*				
	1	2X f	aster than s	selected ste	eady state ti	me constan	t.		
AGC_l	_PG AG	C gain stea	dy state tra	cking loop	time consta	nt.			
	0	Fas	test.*						
	1	Fas	t.						
	2	Slov	V.						
	3	Slov	vest.						
VNOIS	CT Ve	rtical sync n	oise contro	l enable.					
	0	Vert	ical sync ad	djusts with a	all sync pha	se changes			
	1	Vert	ical sync la	rge phase o	errors must	occur for 4	lines to acti	ivate a pha	ise change.
PH_C1	TRL Co	ntrols phase		•					
	0	•		•	eference hav				
	1	•	•	•	erence have				
VBI_FI		•			r VCR head		s only.		
	0			•	endent of thi				
	1			•	ed for VCR I				
VBI_PI		•	•		R head swit		у.		
	0		Ũ	•	nt of this co				
	1		•		r VCR head		s only.		
ALT65					for 50 Hz vi				
	0			•	ITU 656 Sp	,		•	e 23).*
	1	Vert	ical blank s	ize same a	s 60 Hz (en	ds at 656 d	igital line (5	50 Hz) 6).	



RTC Genlock output signal control											
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0x3C	RTC	RTC_DTO	RTC_PID	SEC_POL	TDMOD	VCO_BIAS[1:0]		PUMP_E	BIAS[1:0]		

PUMP_BIAS [1:0]	PLL Bloc	ck Charge Pump bias current control
VCO_BIAS[1:0]	PLL Bloc	ck VCO bias current control
TDMOD	Test bit f	or chroma demodulation mode.
	0	Normal operation.*
	1	Test mode.
SEC_POL	SECAM	ID Polarity Control
	0	Normal*
	1	Inversion
RTC_PID	Polarity of	control for PAL ID transferred within the RTC data stream.
	0	Same polarity as default PID pin.*
	1	Inverted polarity.
RTC_DTO		a DTO reset inside the S5D2650 and sends a DTO reset within the RTC data stream. is activated on the rising edge of RTC_DTO.
	0	Function disabled.*
	1	Function enabled one time when set to 1.



	Command Register E											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
0x3D	0x3D CMDE ODFST VSALG HCORE[1:0] CHIPREVID											

CHIPREVID	Foura	additional bits for determination of current Revision and differentiation from the S5D2650
	0	KS0127B
	С	S5D2650
HCORE	Luma	path horizontal coring. Noise limiter for high frequency portion of luma.
	0	Coring function is disabled.*
	1	1 bit of coring.
	2	2 bits of coring.
	3	4 bits of coring.
VSALG	Vertica	al scaling line dropping algorithm.
	0	Vertical scaling drops the same lines in the Odd and Even fields good for fast motion video.*
	1	Vertical scaling drops lines based on the final de-interlaced video. This is a better vertical scaling but may be sensitive to fast motion video.
ODFST	Altern	ate the first scaling line between Odd and Even fields.
	0	Even field is the first scaled field.*
	1	Odd field is the first scaled field.



	VS Delay Control											
Index	Index Mnemonic bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0											
0x3E	0x3E VSDEL TR_MS NOVIDC VSDEL[5:0]											

VSDEL[5:0]	When the chip is programmed for digital video input operation, this register provides an offset
	for the internal line counter to align with input video (VS can be either from the VS pin or from
	embedded timing code). The register content is unsigned.

NOVIDC Allows **NOVID** bit to be output to PORTB (pin 24).

- 0 Normal operation.*
- 1 The **NOVID** bit is output to PORTB if **DATAB[2:0]**=1 and **DIRB**=1.

TR_MS Enable alternative initial tracking mode state machine.

- 0 Normal operation Horizontal tracking mode is controlled by the HFSEL[1:0] bits.*
- 1 Variable tracking modes during locking time.



				Command	Register F				
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x3F	CMDF	CTRAPFSC	VIPMODE	EVAVY	UVDLEN	UVDLSL	REGUD	TASKB	CBWI
CBWI		hroma band				d be used f	or digital vic	leo input mo	ode only.
	0		mal chroma						
1Increased chroma bandwidth.TASKBSelect between task A and B as described in "VIP Specification V. 1.0".									
TASKE	0				des (T-bit is	•			
	1	Sel	ect betweer	task A and		BI data is ou	tput. If activ		output, T-bit
REGU	D C	ontrol registe	er update co	ontrol.					
	0	Reç	gisters are u	pdated imr	nediately af	ter being wr	itten to.*		
1 The following registers and register bits are updated only during the start of version of the sync after they are written to: Index 0x02, indices 0x17 through 0x1D, bit 0 of index 0x04, bits [2:0] and [6:4 index 0x0E.									
UVDLS	SL L	or V delay o	control wher	UVDLEN	is set to 1.				
	0	V is	delayed by	1 CK perio	od.*				
	1	U is	delayed by	1 CK perio	od.				
UVDLE	EN E	nable the fur	nction of UV	DLSL.					
	0		DLSL is disa						
	1		DLSL is ena						
EVAVY		control the ou	•				hen EVAV	is inactive.	
	0				not affected	•			
	1		ese codes al ler).	e output w	hen EVAV is	s inactive (li	ne is being	dropped by	the vertical
VIPMC		llows transfe orizontal blaı			3I data as a	ncillary data	a during the	following lir	ie's
	0	Sta	ndard S5D2	650 origina	al sliced VBI	data transf	er.*		
	1	Opt	ional ancilla	ry sliced V	BI data trans	sfer.			
CTRA	PFSC E	nable chrom	a trap locati	on based o	n Fsc frequ	ency instea	d of field rat	te.	
	0		oma trap ba						
	1	Chr	oma trap ba	ased on det	ected Fsc f	requency.			



	Gamma Base											
Index	Mnemonic	bit 7	bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 3									
0x40	GAMMA0		GAMMA0[7:0]									
0x41	GAMMA1		GAMMA1[7:0]									
:	:					:						
:	:		:									
0x5F	GAMMA31				GAMM	A31[7:0]						

GAMMA0 -GAMMA31 Gamma correction base. The desired output for 8*N, where N = 0, .., 31, is programmed into GAMMAN. Note that data written into these addresses are simultaneously written into addresses 0xC0 through 0xDF.

	Gamma Correction Delta												
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0				
0x60	GAMMAD0	-	-	GAMMAD0[5:0]									
0x61	GAMMAD1	-	-	GAMMAD1[5:0]									
:	:	:	:			:							
:	:	:	:	:									
0x7F	GAMMAD31	-	-			GAMMA	D31[5:0]						

GAMMAD0 ..GAMMAD31 The Nth location of the 32 locations is programmed with a 6-bit unsigned number which represents the gamma correction delta for the gamma bases N and N + 1. The last location will contain the gamma correction delta for gamma base 31 and presumed base 32 which has the value of 256. Note that data written into these addresses are simultaneously written into addresses 0xE0 through 0xFF.



	U/V Gamma Base											
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
0xC0	GAMUV0		GAMUV0[7:0]									
0xC1	GAMUV1		GAMUV1[7:0]									
:	:					:						
:	:		:									
0xDF	GAMUV31				GAMU	/31[7:0]						

GAMUV0 U and V gamma correction base. The desired output for 8*N, where N = 0, .., 31, is programmed into **GAMUV**N.

	U/V Gamma Correction Delta												
Index	Mnemonic	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0				
0xE0	GAMUVD0	-	-	GAMUVD0[5:0]									
0xE1	GAMUVD1	-	-	GAMUVD1[5:0]									
:	:	:	:				:						
:	:	:	:	:									
0xFF	GAMUVD31	-	-			GAMUV	D31[5:0]						

GAMUVD0 U and V gamma correction delta. The Nth location of the 32 locations is programmed with a 6-bit unsigned number which represents the gamma correction delta for the gamma bases N and N + 1. The last location will contain the gamma correction delta for gamma base 31 and presumed base 32 which has the value of 256.



ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Units
3.3-V supply voltage (measured to VSS)	V _{DD3}	-0.5 to + 3.8	V
1.8-V supply voltage (measured to VSS)	V _{DD1}	-0.5 to + 2.7	V
Voltage on any digital pin	V _{PIN}	-0.5 to (V _{DD3} +0.5)	V
Ambient operating temperature (case)	T _A	-40 to + 100	°C
Storage temperature	Τ _S	-65 to + 150	°C
Junction temperature	TJ	150	°C
Vapor phase soldering (1 min.)	Tvsol	220	°C

Notes: 1.Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions.

2. Functional operation under any of these conditions is not implied.

3.Applied voltage must be current limited to a specified range.

OPERATING CONDITIONS

Characteristics	Symbol	Min	Тур	Max	Units
3.3-V supply voltage (measured to VSS)	V _{DD3}	3.0	3.3	3.6	V
1.8-V supply voltage (measured to VSS)	V _{DD1}	1.65	1.8	1.95	V
Thermal Impedance (case to ambient)	J _A		60		°C/W
Thermal Impedance (junction to case)	J _C		12		°C/W
Ambient operating temperature, still air	Τ _Α	0		70	°C



ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Min	Тур	Max	Units
Supply					
+3.3V (Analog+I/O Buffer), normal operation	I _{DD3}	^{*1} 90	^{*2} 120	^{*3} 150	mA
+1.8V (Digital Core), normal operation	I _{DD1}		40		mA
+3V (Analog+I/O Buffer), power down mode	I _{DD3}		^{*4} 32		mA
+1.8V (Digital Core), power down mode	I _{DD1}		^{*4} 6		mA
Analog Characteristics	I				
Integral linearity error (AGC/ADC only)	E _{I-ADC}		1.0		lsb
Differential linearity error (AGC/ADC only)	E _{D-ADC}		0.5		lsb
Total harmonic distortion (4 MHz full scale)	THD		54		dB
Signal to noise ratio (4 MHz full scale)	SNR		42		dB
Analog bandwidth (50 IRE to 3 dB point)	BW	4			MHz
Input voltage range (peak-peak) 100 IRE input	V _{I(PP)}	0.5		1.5	V _{pp}
Input resistance AY0-ACB1	R _{IN}	200			kΩ
Input capacitance for analog video inputs	C _{IN}		10		pF
Charge current for offset control	I _{OFF}		±4		μΑ
Cross talk between analog inputs	а		-42	-50	dB
/ideo Performance	ł				!
Luminance frequency response (maximum variation to 4.2 MHz - multi burst)	F _{LUMA}		1.5		dB
Differential gain - complete chip (Modulated 40 IRE ramp)	D _G		1.5		%
Differential phase - complete chip (Modulated 40 IRE ramp)	D _P		1.0		degree
Chrominance frequency response (3 dB point) - CBWR=0/1	F _{CHROMA}		800/500		kHz
Chroma nonlinear gain distortion (NTC-7 Combination)	C _{NGD}		1		%
Chroma nonlinear phase distortion (NTC-7 Combination)	C _{NPD}		1.25		degree
Chroma to luma intermodulation (NTC-7 Combination)	C _{LI}		1		IRE
Chroma luma gain equality (NTC-7 Composite)	DEL _{CL}		±20		ns
Chroma luma delay equality (NTC-7 Composite)	AMP _{CL}		98-101		%
Noise level for unified weighting 10 kHz-5 MHz (100 IRE unmodulated ramp)	N _{LUMA}		-58		dB
Chroma AM noise (red field)	N _{CAM}		-60		dB
Chroma PM noise (red field)	N _{CPM}		-54		dB



MULTIMEDIA VIDEO

Characteristics	Symbol	Min	Тур	Max	Units
Digital I/O Characteristics	·				
Input low voltage	V _{IL}			0.8	V
Input high voltage	V _{IH}	2.0			V
Schmitt trigger, negative going threshold (SCLK,SDAT)	VT-	0.8			V
Schmitt trigger, positive going threshold (SCLK,SDAT)	VT+			2.0	V
Input low current (V _{IN} = VSS)	IIL	-10		+10	μΑ
Input high current(V _{IN} = VDD)	I _{IH}	-10		+10	μΑ
Digital output low voltage (I _{OL} =1~24mA)	V _{OL}			0.4	V
Digital output high voltage (I _{OH} =-1 ~ -24mA)	V _{OH}	2.4			V
three-state output leakage current	I _{OZ}	-10		10	μΑ
Digital output capacitance	C _{OUT}			7	pF
Maximum capacitance load for digital data pins	C _{L-DATA}			30	pF
Maximum capacitance load for CK and CK2 outputs	C _{L-CK}			60	pF
Timing Characteristics - Digital Inputs	+ +		<u>+</u>		
XTALI input pulse width low	t _{pwIX}	15	20		ns
XTALI input pulse width high	t _{pwhX}	15	20		ns
Clock and Data Timing				•	•
Analog video input to digital video output delay	t _{dCHIP}		120		СК
Pulse width high for CK	t _{pwhCK}	15	18.5	22	ns
Pulse width high for CK2	t _{pwhCK2}	30	37	44	ns
Delay from rising edge of CK to CK2	t _{CK2}		4		ns
Delay from rising edge CK to data change (including pins Y0-Y7, C0-C7, HAV, VAV, EHAV, EVAV, HS1, HS2, VS, ODD, PID, SCH)	t _{dD} (CK is output)		7		ns
	t _{dD} (CK is input)		7		ns
Minimum hold time from rising edge of CK for data output)	t _{hD}	0.3			ns
Timing Characteristics -IIC Host Interface	11				
SCLK clock frequency	r _{SCLK}	0		400	kHz
Capacitive load for each bus line	C _b			400	pF
Hold time for START condition	t _{hSTA}	0.6			μs
Setup time for STOP condition	t _{sSTO}	0.6			μs
Rise and fall times for SCLK and SDAT	t _R , t _F	20		300	ns
SCLK minimum pulse width low	t _{pwISCLK}	1.3			μs
SCLK minimum pulse width high	tpwhSCLK	0.6			μs
SDAT setup time to rising edge of SCLK	t _{SSDAT}	100			ns



MULTIMEDIA VIDEO

Characteristics	Symbol	Min	Тур	Мах	Units
SDAT hold time from rising edge of SCLK	t _{hSDAT}	0			ns

Note: AC/DC characteristics provided are per design specifications.

Note *1 : In case of CVBS Input Mode

Note *2 : In case of S-Video Input Mode

Note *3 : In case of Component Input Mode

Note *4 : In case of Power Down Mode, I2C interface is still alive.






Figure 41. Data Output





Figure 42. Analog Video Input to Digital Video Output Delay








MULTIMEDIA VIDEO

Application Circuit





Package Dimension

