# RFP4N05L, RFP4N06L



Data Sheet

July 1999 File Number 2876.2

# 4A, 50V and 60V, 0.800 Ohm, Logic Level, N-Channel Power MOSFETs

The RFP4N05L and RFP4N06L are N-Channel enhancement mode silicon gate power field effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA09520.

#### Ordering Information


PART NUMBER	PACKAGE	BRAND
RFP4N05L	TO-220AB	RFP4N05L
RFP4N06L	TO-220AB	RFP4N06L

NOTE: When ordering, include the entire part number.

#### Features


- 4A, 50V and 60V
- r<sub>DS(ON)</sub> = 0.800Ω
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- · Compatible with Automotive Drive Requirements
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- · Majority Carrier Device
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

#### Symbol



#### Packaging

JEDEL TO-220AB



	RFP4N05L	RFP4N06L	UNITS
Drain to Source Voltage (Note 1)	50	60	V
Drain to Gate Voltage $R_{GS}$ = 20K $\Omega$ (Note 1)V <sub>DGR</sub>	50	60	V
Gate to Source Voltage V <sub>GS</sub>	±10	±10	V
Drain Current, RMS ContinuousI <sub>D</sub>	4	4	А
Pulsed (Note 3)I <sub>DM</sub>	10	10	А
Power Dissipation Total at $T_C = 25^{\circ}C$	25	25	W
Derating Above T <sub>C</sub> = 25 <sup>o</sup> C	0.2	0.2	W/ <sup>o</sup> C
Operating and Storage Temperature	-55 to 150	-55 to 150	°C
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub> Package Body for 10s, See Techbrief 334T <sub>Dka</sub>	300 260	300 260	°C C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V				
RFP4N05L			50	-	-	V
RFP4N06L			60	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	-	2	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = Rated BV <sub>DSS</sub>	-	-	25	μA
		$V_{DS} = 0.8 \text{ x} \text{ Rated BV}_{DSS}, T_{C} = 125^{\circ}\text{C}$	-	-	250	μA
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 10V, V_{DS} = 0$	-	-	±100	nA
Drain to Source On Voltage (Note 2)	V <sub>DS(ON)</sub>	$I_D = 4A, V_{GS} = 5V$	-	-	3.2	V
Drain to Source On Resistance (Note 2)	rDS(ON)	$I_D = 4A, V_{GS} = 5V, (Figures 6, 7)$	-	-	0.800	Ω
Turn-On Delay Time	t <sub>d(ON)</sub>	$I_D \approx 4A, V_{DD} = 30V, R_G = 6.25\Omega, R_L = 7.5\Omega, V_{GS} = 5V$ (Figures 10, 11, 12)	-	10	20	ns
Rise Time	t <sub>r</sub>		-	65	130	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	20	40	ns
Fall Time	t <sub>f</sub>		-	30	60	ns
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1MHz (Figure 9)	-	-	225	pF
Output Capacitance	C <sub>OSS</sub>		-	-	100	pF
Reverse-Transfer Capacitance	C <sub>RSS</sub>		-	-	40	pF
Thermal Resistance Junction to Case	R <sub>θJC</sub>		-	-	5	°C/W

#### Source to Drain Diode Specifications


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	I <sub>SD</sub> = 1A	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 2A$ , $dI_{SD}/dt = 100A/\mu s$	-	150	-	ns

NOTES:


2. Pulsed: pulse duration =  $300\mu s$  max, duty cycle = 2%.

3. Repetitive rating: pulse width limited by maximum junction temperature.


#### Typical Performance Curves Unless Otherwise Specified


















FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE











### Typical Performance Curves Unless Otherwise Specified (Continued)








FIGURE 9. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260 FIGURE 10. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

#### Test Circuits and Waveforms




FIGURE 11. SWITCHING TIME TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

#### EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### ASIA

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029