

### ICS844023I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS CLOCK GENERATOR

### GENERAL DESCRIPTION



The ICS844023I is an Ethernet Clock Generator and a member of the HiPerClocks<sup>™</sup> family of high performance devices from ICS. The ICS844023I uses an 18pF parallel resonant crystal over the range of 24.5MHz - 34MHz. For Ethernet appli-

cations, a 25MHz crystal is used to generate 250MHz. The ICS844023I has excellent <1ps phase jitter performance, over the 1.875MHz - 20MHz integration range. The ICS844023I is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


#### **F**EATURES

- One Differential LVDS output
- Crystal oscillator interface, 18pF parallel resonant crystal (24.5MHz - 34MHz)
- Output frequency range: 245MHz 340MHz
- VCO range: 490MHz 680MHz
- RMS phase jitter @ 250MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.38ps (typical)
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages


#### COMMON CONFIGURATION TABLE

	Output Frequency			
Crystal Frequency (MHz)	M N		Multiplication Value M/N	(MHz)
25	20	2	10	250

### **BLOCK DIAGRAM**



### PIN ASSIGNMENT



#### ICS844023I

8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



## ICS844023I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
2	GND	Power		Power supply ground.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	OE	Input	Pullup	Output enable pin. When HIGH, Q/nQ output is active. When LOW, the Q/nQ output is in a high impedance state. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVDS interface levels.
8	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ



### ICS844023I

## FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS CLOCK GENERATOR

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_I$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs, I<sub>O</sub> (LVDS)

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance,  $\theta_{JA}$  101.7°C/W (0 mps)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current			TBD		mA
I <sub>DDA</sub>	Analog Supply Current			8		mA

Table 3B. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDA</sub>	Analog Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current			TBD		mA
I <sub>DDA</sub>	Analog Supply Current			8		mA

Table 3C. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{DD} = 3.3V$	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Imput riight voltage		$V_{DD} = 2.5V$	1.7		$V_{DD} + 0.3$	V
V	Input Low Voltage		$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Imput Low voitage		$V_{DD} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	OE	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
I	Input Low Current	OE	$V_{DD} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-150			μΑ

#### Table 3D. LVDS DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , Ta = -40°C to $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage			350		mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change			40		mV
V <sub>os</sub>	Offset Voltage			1.25		V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change			50		mV

NOTE: Please refer to Parameter Measurement Information for output information.



## ICS844023I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS
CLOCK GENERATOR

Table 3E. LVDS DC Characteristics,  $V_{DD} = V_{DDA} = 2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage			350		mV
$\Delta V_{\sf OD}$	V <sub>OD</sub> Magnitude Change			50		mV
V <sub>os</sub>	Offset Voltage			1.2		V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change			40		mV

NOTE: Please refer to Parameter Measurement Information for output information.

#### TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta		
Frequency		24.5		34	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	рF
Drive Level				1	mW

### Table 5A. AC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = -40°C to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		245		340	MHz
tjit(Ø)	RMS Phase Jitter ( Random); NOTE 1	250MHz @ Integration Range: 1.875MHz - 20MHz		0.38		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%		260		ps
odc	Output Duty Cycle			50		%

NOTE 1: Please refer to the Phase Noise Plots following this section.

### Table 5B. AC Characteristics, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$ , Ta = -40°C to $85^{\circ}C$


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		245		340	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter ( Random); NOTE 1	250MHz @ Integration Range: 1.875MHz - 20MHz		0.4		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%		250		ps
odc	Output Duty Cycle			50		%


NOTE 1: Please refer to the Phase Noise Plots following this section.

## ICS844023I


FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS CLOCK GENERATOR

## PARAMETER MEASUREMENT INFORMATION







#### LVDS 3.3V OUTPUT LOAD AC TEST CIRCUIT




LVDS 2.5V OUTPUT LOAD AC TEST CIRCUIT




#### RMS PHASE JITTER



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



#### **OUTPUT RISE/FALL TIME**



OFFSET VOLTAGE SETUP

### ICS844023I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS
CLOCK GENERATOR

### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS844023I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\text{DD}}$  and  $V_{\text{DDA}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{\text{DDA}}$  pin.





FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS844023I has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.





## ICS844023I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS
CLOCK GENERATOR

#### 3.3V, 2.5V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 3. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the un-used outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION



ICS844023I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS
CLOCK GENERATOR

## RELIABILITY INFORMATION

Table 6.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$ 

 $\theta_{JA}$  by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

TRANSISTOR COUNT

The transistor count for ICS844023I is: 2519

# ICS844023I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS
CLOCK GENERATOR

#### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	Minimum	Maximum
N	8	3
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	2.90	3.10
Е	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



ICS844023I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO- LVDS
CLOCK GENERATOR

#### TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS844023AGI	023AI	8 lead TSSOP	tube	-40°C to 85°C
ICS844023AGIT	023AI	8 lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS844023AGI	TBD	8 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS844023AGIT	TBD	8 lead TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademarks, HiPerClockS and FemtoClocks are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.