



This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC866/859T/859DSL family (refer to Table 1-1 for a list of devices). The MPC866P is the superset device of the MPC866/859T/859DSL family. This document contains the following topics:

Topic	Page
Part I, “Overview”	1
Part II, “Features”	2
Part III, “Maximum Tolerated Ratings”	9
Part IV, “Thermal Characteristics”	10
Part V, “Power Dissipation”	10
Part VI, “DC Characteristics”	11
Part VII, “Thermal Calculation and Measurement”	12
Part VIII, “Power Supply and Power Sequencing	16
Part IX, “Layout Practices”	16
Part X, “Bus Signal Timing”	17
Part XI, “IEEE 1149.1 Electrical Specifications”	46
Part XII, “CPM Electrical Characteristics”	48
Part XIII, “UTOPIA AC Electrical Specifications”	71
Part XIV, “FEC Electrical Characteristics”	73
Part XV, “Mechanical Data and Ordering Information”	77
Part XVI, “Document Revision History	89

Part I Overview

The MPC866/859T/859DSL is a derivative of Motorola’s MPC860 PowerQUICC™ family of devices. It is a versatile single-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications and communications and networking systems. The MPC866/859/859DSL provides enhanced ATM functionality over that of other ATM-enabled members of the MPC860 family.

Table 1-1 shows the functionality supported by the members of the MPC866/859T/859DSL family.

Table 1-1. MPC866 Family Functionality

Part	Cache		Ethernet		SCC	SMC
	Instruction Cache	Data Cache	10T	10/100		
MPC866P	16 Kbyte	8 Kbyte	Up to 4	1	4	2
MPC866T	4 Kbyte	4 Kbyte	Up to 4	1	4	2
MPC859T	4 Kbyte	4 Kbyte	1	1	1	2
MPC859DSL	4 Kbyte	4 Kbyte	1	1	1 ¹	1 ²
MPC852T ³	4 KByte	4 Kbyte	2	1	2	1

¹ On the MPC859DSL, the SCC (SCC1) is for ethernet only. Also, the MPC859DSL does not support the Time Slot Assigner (TSA)

² On the MPC859DSL, the SMC (SMC1) is for UART only

³ For more details on the MPC852T, please refer to the *MPC852T Hardware Specifications*

Part II Features

The following list summarizes the key MPC866/859T/859DSL features:

- Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs)
 - The core performs branch prediction with conditional prefetch, without conditional execution
 - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1-1).
 - 16-Kbyte instruction cache (MPC866P) is four-way, set-associative with 256 sets; 4-Kbyte instruction cache (MPC866T, MPC859T, and MPC859DSL) is two-way, set-associative with 128 sets.
 - 8-Kbyte data cache (MPC866P) is two-way, set-associative with 256 sets; 4-Kbyte data cache (MPC866T, MPC859T, and MPC859DSL) is two-way, set-associative with 128 sets.
 - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
 - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
 - MMUs with 32-entry TLB, fully associative instruction and data TLBs
 - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
 - Advanced on-chip-emulation debug mode

- The MPC866/859T/859DSL provides enhanced ATM functionality over that of the MPC860SAR. The MPC866/859T/859DSL adds major new features available in “enhanced SAR” (ESAR) mode, including the following:
 - Improved operation, administration and maintenance (OAM) support
 - OAM performance monitoring (PM) support
 - Multiple APC priority levels available to support a range of traffic pace requirements
 - ATM port-to-port switching capability without the need for RAM-based microcode
 - Simultaneous MII (10/100Base-T) and UTOPIA (half-duplex) capability
 - Optional statistical cell counters per PHY
 - UTOPIA level 2 compliant interface with added FIFO buffering to reduce the total cell transmission time. (The earlier UTOPIA level 1 specification is also supported.)
 - Multi-PHY support on the MPC859T
 - Four PHY support on the MPC859DSL
 - Parameter RAM for both SPI and I²C can be relocated without RAM-based microcode
 - Supports full-duplex UTOPIA both master (ATM side) and slave (PHY side) operation using a “split” bus
 - AAL2/VBR functionality is ROM-resident
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- 32 address lines
- Memory controller (eight banks)
 - Contains complete dynamic RAM (DRAM) controller
 - Each bank can be a chip select or $\overline{\text{RAS}}$ to support a DRAM bank
 - Up to 30 wait states programmable per memory bank
 - Glueless interface to Page mode/EDO/SDRAM, SRAM, EPROMs, flash EPROMs, and other memory devices.
 - DRAM controller programmable to support most size and speed memory interfaces
 - Four $\overline{\text{CAS}}$ lines, four $\overline{\text{WE}}$ lines, one $\overline{\text{OE}}$ line
 - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
 - Variable block sizes (32 Kbyte–256 Mbyte)
 - Selectable write protection
 - On-chip bus arbitration logic

- General-purpose timers
 - Four 16-bit timers cascadable to be two 32-bit timers
 - Gate mode can enable/disable counting
 - Interrupt can be masked on reference match and event capture
- Fast Ethernet controller (FEC)
 - Simultaneous MII (10/100Base-T) and UTOPIA operation when using the UTOPIA multiplexed bus.
- System integration unit (SIU)
 - Bus monitor
 - Software watchdog
 - Periodic interrupt timer (PIT)
 - Low-power stop mode
 - Clock synthesizer
 - Decrementer and time base from the PowerPC architecture
 - Reset controller
 - IEEE 1149.1 test access port (JTAG)
- Interrupts
 - Seven external interrupt request (IRQ) lines
 - 12 port pins with interrupt capability
 - The MPC866P and MPC866T have 23 internal interrupt sources; the MPC859T and MPC859DSL have 20 internal interrupt sources
 - Programmable priority between SCCs (MPC866P and MPC866T)
 - Programmable highest priority request
- Communications processor module (CPM)
 - RISC controller
 - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
 - Supports continuous mode transmission and reception on all serial channels
 - Up to 8-Kbytes of dual-port RAM
 - The MPC866P and MPC866T have 16 serial DMA (SDMA) channels; the MPC859T and MPC859DSL have 10 serial DMA (SDMA) channels
 - Three parallel I/O registers with open-drain capability
- Four baud rate generators
 - Independent (can be connected to any SCC or SMC)
 - Allow changes during operation

- Autobaud support option
- The MPC866P and MPC866T have four SCCs (serial communication controller), The MPC859T and MPC859DSL have one SCC, SCC1; the MPC859DSL supports ethernet only
 - Serial ATM capability on all SCCs
 - Optional UTOPIA port on SCC4
 - Ethernet/IEEE 802.3 optional on SCC1–4, supporting full 10-Mbps operation
 - HDLC/SDLC
 - HDLC bus (implements an HDLC-based local area network (LAN))
 - Asynchronous HDLC to support PPP (point-to-point protocol)
 - AppleTalk
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Serial infrared (IrDA)
 - Binary synchronous communication (BISYNC)
 - Totally transparent (bit streams)
 - Totally transparent (frame based with optional cyclic redundancy check (CRC))
- Two SMCs (serial management channels) (The MPC859DSL has one SMC, SMC1 for UART)
 - UART
 - Transparent
 - General circuit interface (GCI) controller
 - Can be connected to the time-division multiplexed (TDM) channels
- One serial peripheral interface (SPI)
 - Supports master and slave modes
 - Supports multiple-master operation on the same bus
- One inter-integrated circuit (I²C) port
 - Supports master and slave modes
 - Multiple-master environment support
- Time-slot assigner (TSA) (The MPC859DSL does not have the TSA)
 - Allows SCCs and SMCs to run in multiplexed and/or non-multiplexed operation
 - Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user defined
 - 1- or 8-bit resolution

- Allows independent transmit and receive routing, frame synchronization, clocking
- Allows dynamic changes
- On the MPC866P and MPC866T, can be internally connected to six serial channels (four SCCs and two SMCs); on the MPC859T, can be connected to three serial channels (one SCC and two SMCs)
- Parallel interface port (PIP)
 - Centronics interface support
 - Supports fast connection between compatible ports on MPC866/859T/859DSL or MC68360
- PCMCIA interface
 - Master (socket) interface, release 2.1 compliant
 - Supports one or two PCMCIA sockets dependant upon whether ESAR functionality is enabled
 - 8 memory or I/O windows supported
- Debug interface
 - Eight comparators: four operate on instruction address, two operate on data address, and two operate on data
 - Supports conditions: = ≠ < >
 - Each watchpoint can generate a break point internally
- Normal High and Normal Low Power Modes to conserve power
- 1.8 V Core and 3.3 V I/O operation with 5-V TTL compatibility, refer to Table 6-6 for a listing of the 5 V Tolerant pins
- 357-pin plastic ball grid array (PBGA) package
- Operation up to 133MHz

The MPC866/859T/859DSL is comprised of three modules that each use the 32-bit internal bus: the MPC8xx core, the system integration unit (SIU), and the communication processor module (CPM). The MPC866P block diagram is shown in Figure 2-1. The MPC859T/859DSL block diagram is shown in Figure 2-2.





Figure 2-1. MPC866P Block Diagram



* The MPC859DSL does not contain SMC2 nor the Time Slot Assigner, and provides eight SDMA controllers.

Figure 2-2. MPC859T/MPC859DSL Block Diagram

Part III Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC866/859T/859DSL. Table 3-2 provides the maximum tolerated ratings, and Table 3-3 provides the operating temperatures.

Table 3-2. Maximum Tolerated Ratings

Rating	Symbol	Value	Unit
Supply voltage ¹	VDDH	-0.3 to 4.0	V
	VDDL	-0.3 to 2.0	V
	VDDSYN	-0.3 to 2.0	V
	Difference between VDDL to VDDSYN	100	mV
Input voltage ²	V _{in}	GND-0.3 to VDDH	V
Storage temperature range	T _{stg}	-55 to +150	°C

¹ The power supply of the device must start its ramp from 0.0 V.

² Functional operating conditions are provided with the DC electrical specifications in Table 6-6. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device. See Section Part VIII, "Power Supply and Power Sequencing".

Caution: All inputs that tolerate 5 V cannot be more than 2.5 V greater than VDDH. This restriction applies to power-up and normal operation (that is, if the MPC866/859T/859DSL is unpowered, a voltage greater than 2.5 V must not be applied to its inputs).

Table 3-3. Operating Temperatures

Rating	Symbol	Value	Unit
Temperature ¹ (standard)	T _{A(min)}	0	°C
	T _{j(max)}	95	°C
Temperature (extended)	T _{A(min)}	-40	°C
	T _{j(max)}	100	°C

¹ Minimum temperatures are guaranteed as ambient temperature, T_A. Maximum temperatures are guaranteed as junction temperature, T_j.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

Part IV Thermal Characteristics

Table 4-4 shows the thermal characteristics for the MPC866/859T/859DSL.

Table 4-4. MPC866/859T/859DSL Thermal Resistance Data

Rating	Environment		Symbol	Value	Unit
Junction to ambient ¹	Natural Convection	Single layer board (1s)	$R_{\theta JA}$ ²	37	°C/W
		Four layer board (2s2p)	$R_{\theta JMA}$ ³	23	
	Air flow (200 ft/min)	Single layer board (1s)	$R_{\theta JMA}$ ³	30	
		Four layer board (2s2p)	$R_{\theta JMA}$ ³	19	
Junction to board ⁴			$R_{\theta JB}$	13	
Junction to case ⁵			$R_{\theta JC}$	6	
Junction to package top ⁶	Natural Convection		Ψ_{JT}	2	
	Air flow (200 ft/min)		Ψ_{JT}	2	

¹ Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

² Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

³ Per JEDEC JESD51-6 with the board horizontal.

⁴ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁵ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction to case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.

⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Part V Power Dissipation

Table 5-5 provides power dissipation information. The modes are 1:1, where CPU and bus speeds are equal, and 2:1 mode, where CPU frequency is twice bus speed.

Table 5-5. Power Dissipation (P_D)

Die Revision	Bus Mode	CPU Frequency	Typical ¹	Maximum ²	Unit
0	1:1	50 MHz	110	140	mW
		66 MHz	150	180	mW
	2:1	66 Mhz	140	160	mW
		80 Mhz	170	200	mW
		100 Mhz	210	250	mW
		133 Mhz	260	320	mW

¹ Typical power dissipation at VDDL and VDDSYN is at 1.8V. and VDDH is at 3.3 V.

² Maximum power dissipation at VDDL and VDDSYN is at 1.9V. and VDDH is at 3.465V.

NOTE

Values in Table 5-5 represent VDDL based power dissipation and do not include I/O power dissipation over VDDH. I/O power dissipation varies widely by application due to buffer current, depending on external circuitry.

NOTE

The VDDSYN Power Dissipation is negligible.

Part VI DC Characteristics

Table 6-6 provides the DC electrical characteristics for the MPC866/859T/859DSL.

Table 6-6. DC Electrical Specifications

Characteristic	Symbol	Min	Max	Unit
Operating voltage	VDDL (Core)	1.7	1.9	V
	VDDH (I/O)	3.135	3.465	V
	VDDSYN ¹	1.7	1.9	V
	Difference between VDDL to VDDSYN	-	100	mV
Input High Voltage (all inputs except EXTAL and EXTCLK) ²	VIH	2.0	3.465	V
Input Low Voltage	VIL	GND	0.8	V
EXTAL, EXTCLK Input High Voltage	VIHC	0.7*(VDDH)	VDDH	V
Input Leakage Current, Vin = 5.5V (Except TMS, TRST, DSCK and DSDI pins) for 5 Volts Tolerant Pins ²	I _{in}	—	100	μA
Input Leakage Current, Vin = VDDH (Except TMS, TRST, DSCK, and DSDI)	I _{in}	—	10	μA
Input Leakage Current, Vin = 0V (Except TMS, TRST, DSCK and DSDI pins)	I _{in}	—	10	μA
Input Capacitance ³	C _{in}	—	20	pF
Output High Voltage, IOH = -2.0 mA, Except XTAL, and Open drain pins	VOH	2.4	—	V
Output Low Voltage IOL = 2.0 mA (CLKOUT) IOL = 3.2 mA ⁴ IOL = 5.3 mA ⁵ IOL = 7.0 mA (TXD1/PA14, TXD2/PA12) IOL = 8.9 mA (TS, TA, TEA, BI, BB, HRESET, SRESET)	VOL	—	0.5	V

Estimation with Junction-to-Ambient Thermal Resistance

- ¹ The Difference between VDDL and VDDSYN can not be more than 100 mV.
- ² The signals PA[0:15], PB[14:31], PC[4:15], PD[3:15], TDI, TDO, TCK, TRST_B, TMS, MII_TXEN, MII_MDIO are 5V tolerant.
- ³ Input capacitance is periodically sampled.
- ⁴ A(0:31), TSIZ0/REG, TSIZ1, D(0:31), DP(0:3)/IRQ(3:6), RD/WR, BURST, RSV/IRQ2, IP_B(0:1)/IWP(0:1)/VFLS(0:1), IP_B2/IOIS16_B/AT2, IP_B3/IWP2/VF2, IP_B4/LWP0/VF0, IP_B5/LWP1/VF1, IP_B6/DSDI/AT0, IP_B7/PTR/AT3, RXD1 /PA15, RXD2/PA13, L1TXDB/PA11, L1RXDB/PA10, L1TXDA/PA9, L1RXDA/PA8, TIN1/L1RCLKA/BRGO1/CLK1/PA7, BRGCLK1/TOUT1/CLK2/PA6, TIN2/L1TCLKA/BRGO2/CLK3/PA5, TOUT2/CLK4/PA4, TIN3/BRGO3/CLK5/PA3, BRGCLK2/L1RCLKB/TOUT3/CLK6/PA2, TIN4/BRGO4/CLK7/PA1, L1TCLKB/TOUT4/CLK8/PA0, REJCT1/SPISEL/PB31, SPICLK/PB30, SPIMOSI/PB29, BRGO4/SPIMISO/PB28, BRGO1/I2CSDA/PB27, BRGO2/I2CSCL/PB26, SMTXD1/PB25, SMRXD1/PB24, SMSYN1/SDACK1/PB23, SMSYN2/SDACK2/PB22, SMTXD2/L1CLKOB/PB21, SMRXD2/L1CLKOA/PB20, L1ST1/RTS1/PB19, L1ST2/RTS2/PB18, L1ST3/L1RQB/PB17, L1ST4/L1RQA/PB16, BRGO3/PB15, RSTRT1/PB14, L1ST1/RTS1/DREQ0/PC15, L1ST2/RTS2/DREQ1/PC14, L1ST3/L1RQB/PC13, L1ST4/L1RQA/PC12, CTS1/PC11, TGATE1/CD1/PC10, CTS2/PC9, TGATE2/CD2/PC8, CTS3/SDACK2/L1TSYNCA/PC7, CD3/L1RSYNCA/PC6, CTS4/SDACK1/L1TSYNCA/PC5, CD4/L1RSYNCA/PC4, PD15/L1TSYNCA, PD14/L1RSYNCA, PD13/L1TSYNCA, PD12/L1RSYNCA, PD11/RXD3, PD10/TXD3, PD9/RXD4, PD8/TXD4, PD5/REJECT2, PD6/RTS4, PD7/RTS3, PD4/REJECT3, PD3, MII_MDC, MII_TX_ER, MII_EN, MII_MDIO, MII_TXD[0:3].
- ⁵ BDIP/GPL_B(5), BR, BG, FRZ/IRQ6, CS(0:5), CS(6)/CE(1)_B, CS(7)/CE(2)_B, WE0/BS_B0/IORD, WE1/BS_B1/IOWR, WE2/BS_B2/PCOE, WE3/BS_B3/PCWE, BS_A(0:3), GPL_A0/GPL_B0, OE/GPL_A1/GPL_B1, GPL_A(2:3)/GPL_B(2:3)/CS(2:3), UPWAITA/GPL_A4, UPWAITB/GPL_B4, GPL_A5, ALE_A, CE1_A, CE2_A, ALE_B/DSCK/AT1, OP(0:1), OP2/MODCK1/STS, OP3/MODCK2/DSDO, BADDR(28:30)

Part VII Thermal Calculation and Measurement

For the following discussions, $P_D = (VDDL \times IDDL) + PI/O$, where PI/O is the power dissipation of the I/O drivers.

NOTE

The VDDSYN Power Dissipation is negligible.

7.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J , in °C can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

T_A = ambient temperature °C

$R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value which provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity $T_J - T_A$) are possible.

7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$ = junction-to-ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta JC}$ = junction-to-case thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta CA}$ = case-to-ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta JC}$ is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature; see Figure 7-3.




Figure 7-3. Effect of Board Temperature Rise on Thermal Behavior

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

$R_{\theta JB}$ = junction-to-board thermal resistance ($^{\circ}\text{C}/\text{W}$)

T_B = board temperature $^{\circ}\text{C}$

P_D = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.

7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

Ψ_{JT} = thermal characterization parameter

T_T = thermocouple temperature on top of package

P_D = power dissipation in package

The thermal characterization parameter is measured per JESD51-2 specification published by JEDEC using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

7.6 References

Semiconductor Equipment and Materials International (415) 964-5111
805 East Middlefield Rd
Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) specifications 800-854-7179 or
(Available from Global Engineering Documents) 303-397-7956

JEDEC Specifications
<http://www.jedec.org>

1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

Part VIII Power Supply and Power Sequencing

This section provides design considerations for the MPC866/859T/859DSL power supply. The MPC866/859T/859DSL has a core voltage (VDDL) and PLL voltage (VDDSYN) which operates at a lower voltage than the I/O voltage VDDH. The I/O section of the MPC866/859T/859DSL is supplied with 3.3V across VDDH and V_{SS} (GND).

The signals PA[0:15], PB[14:31], PC[4:15], PD[3:15], TDI, TDO, TCK, TRST_B, TMS, MII_TXEN, MII_MDIO are 5 V tolerant. All inputs cannot be more than 2.5V greater than VDDH. In addition, 5 V tolerant pins can not exceed 5.5 V and remaining input pins cannot exceed 3.465 V. This restriction applies to power up/down and normal operation.

One consequence of multiple power supplies is that when power is initially applied the voltage rails ramp up at different rates. The rates depend on the nature of the power supply, the type of load on each power supply, and the manner in which different voltages are derived. The following restrictions apply:

- VDDL must not exceed VDDH during Power Up and Power Down.
- VDDL must not exceed 1.9 V, and VDDH must not exceed 3.465.

These cautions are necessary for the long term reliability of the part. If they are violated, the electrostatic discharge (ESD) protection diodes are forward-biased and excessive current can flow through these diodes. If the system power supply design does not control the voltage sequencing, the circuit shown in can be added to meet these requirements. The MUR420 Schottky diodes control the maximum potential difference between the external bus and core power supplies on power-up and the 1N5820 diodes regulate the maximum potential difference on power-down.




Figure 8-4. Example Voltage Sequencing Circuit

Part IX Layout Practices

Each V_{DD} pin on the MPC866/859T/859DSL should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a

References

low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{DD} power supply should be bypassed to ground using at least four 0.1 μF by-pass capacitors located as close as possible to the four sides of the package. Each board designed should be characterized and additional appropriate decoupling capacitors should be used if required. The capacitor leads and associated printed circuit traces connecting to chip V_{DD} and GND should be kept to less than half an inch per capacitor lead. At a minimum, a four-layer board employing two inner layers as V_{DD} and GND planes should be used.

All output pins on the MPC866/859T/859DSL have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data busses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{DD} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins. For more information, please refer to *MPC866 User's Manual*, Section 14.4.3 Clock Synthesizer Power (V_{DDSYN} , V_{SSSYN} , V_{SSSYN1}).

Part X Bus Signal Timing

The maximum bus speed supported by the MPC866/859T/859DSL is 66 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC866/859T/859DSL used at 100 MHz must be configured for a 50 MHz bus). Table 10-7 shows the frequency ranges for standard part frequencies.

Table 10-7. Frequency Ranges for Standard Part Frequencies (1:1 Bus Mode)

Part Freq	50MHz		66MHz	
	Min	Max	Min	Max
Core Freq	40	50	40	66.67
Bus Freq	40	50	40	66.67

References

Table 10-8. Frequency Ranges for Standard Part Frequencies (2:1 Bus Mode)

Part Freq	50MHz		66MHz		100MHz		133MHz	
	Min	Max	Min	Max	Min	Max	Min	Max
Core Freq	40	50	40	66.67	40	100	40	133.34
Bus Freq	20	25	20	33.33	20	50	20	66.67

Table 10-9 provides the timings for the MPC866/859T/859DSL at 33 MHz, 40 Mhz, 50 MHz and 66 Mhz bus operation.

The timing for the MPC866/859T/859DSL bus shown assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays. CLKOUT assumes a 100-pF load maximum delay.

Table 10-9. Bus Operation Timings

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B1	Bus Period (CLKOUT) See Table 10-7	—	—	—	—	—	—	—	—	ns
B1a	EXTCLK to CLKOUT phase skew	-1	+1	-1	+1	-1	+1	-1	+1	ns
B1b	CLKOUT frequency jitter peak-to-peak	—	1	—	1	—	1	—	1	ns
B1c	Frequency jitter on EXTCLK	—	0.50	—	0.50	—	0.50	—	0.50	%
B2	CLKOUT pulse width low (MIN = 0.4 x B1, MAX = 0.6 x B1)	12.1	18.2	10.0	15.0	8.0	12.0	6.1	9.1	ns
B3	CLKOUT pulse width high (MIN = 0.4 x B1, MAX = 0.6 x B1)	12.1	18.2	10.0	15.0	8.0	12.0	6.1	9.1	ns
B4	CLKOUT rise time	—	4.00	—	4.00	—	4.00	—	4.00	ns
B5	CLKOUT fall time	—	4.00	—	4.00	—	4.00	—	4.00	ns
B7	CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3) output hold (MIN = 0.25 x B1)	7.60	—	6.30	—	5.00	—	3.80	—	ns
B7a	CLKOUT to TSIZ(0:1), REG, RSV, AT(0:3), BDIP, PTR output hold (MIN = 0.25 x B1)	7.60	—	6.30	—	5.00	—	3.80	—	ns
B7b	CLKOUT to BR, BG, FRZ, VFLS(0:1), VF(0:2) IWP(0:2), LWP(0:1), STS output hold (MIN = 0.25 x B1)	7.60	—	6.30	—	5.00	—	3.80	—	ns
B8	CLKOUT to A(0:31), BADDR(28:30) RD/WR, BURST, D(0:31), DP(0:3) valid (MAX = 0.25 x B1 + 6.3)	—	13.80	—	12.50	—	11.30	—	10.00	ns
B8a	CLKOUT to TSIZ(0:1), REG, RSV, AT(0:3) BDIP, PTR valid (MAX = 0.25 x B1 + 6.3)	—	13.80	—	12.50	—	11.30	—	10.00	ns

References

Table 10-9. Bus Operation Timings (continued)

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B8b	CLKOUT to \overline{BR} , \overline{BG} , VFLS(0:1), VF(0:2), IWP(0:2), FRZ, LWP(0:1), \overline{STS} Valid ⁴ (MAX = 0.25 x B1 + 6.3)	–	13.80	–	12.50	–	11.30	–	10.00	ns
B9	CLKOUT to A(0:31), BADDR(28:30), RD/ \overline{WR} , \overline{BURST} , D(0:31), DP(0:3), TSIZE(0:1), REG, RSV, AT(0:3), PTR High-Z (MAX = 0.25 x B1 + 6.3)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B11	CLKOUT to \overline{TS} , \overline{BB} assertion (MAX = 0.25 x B1 + 6.0)	7.60	13.60	6.30	12.30	5.00	11.00	3.80	9.80	ns
B11a	CLKOUT to \overline{TA} , \overline{BI} assertion (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 x B1 + 9.30 ¹)	2.50	9.30	2.50	9.30	2.50	9.30	2.50	9.80	ns
B12	CLKOUT to \overline{TS} , \overline{BB} negation (MAX = 0.25 x B1 + 4.8)	7.60	12.30	6.30	11.00	5.00	9.80	3.80	8.50	ns
B12a	CLKOUT to \overline{TA} , \overline{BI} negation (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 x B1 + 9.00)	2.50	9.00	2.50	9.00	2.50	9.00	2.50	9.00	ns
B13	CLKOUT to \overline{TS} , \overline{BB} High-Z (MIN = 0.25 x B1)	7.60	21.60	6.30	20.30	5.00	19.00	3.80	14.00	ns
B13a	CLKOUT to \overline{TA} , \overline{BI} High-Z (when driven by the memory controller or PCMCIA interface) (MIN = 0.00 x B1 + 2.5)	2.50	15.00	2.50	15.00	2.50	15.00	2.50	15.00	ns
B14	CLKOUT to \overline{TEA} assertion (MAX = 0.00 x B1 + 9.00)	2.50	9.00	2.50	9.00	2.50	9.00	2.50	9.00	ns
B15	CLKOUT to \overline{TEA} High-Z (MIN = 0.00 x B1 + 2.50)	2.50	15.00	2.50	15.00	2.50	15.00	2.50	15.00	ns
B16	\overline{TA} , \overline{BI} valid to CLKOUT (setup time) (MIN = 0.00 x B1 + 6.00)	6.00	—	6.00	—	6.00	—	6.00	—	ns
B16a	\overline{TEA} , \overline{KR} , \overline{RETRY} , \overline{CR} valid to CLKOUT (setup time) (MIN = 0.00 x B1 + 4.5)	4.50	—	4.50	—	4.50	—	4.50	—	ns
B16b	\overline{BB} , \overline{BG} , \overline{BR} , valid to CLKOUT (setup time) ² (4MIN = 0.00 x B1 + .00)	4.00	—	4.00	—	4.00	—	4.00	—	ns
B17	CLKOUT to \overline{TA} , \overline{TEA} , \overline{BI} , \overline{BB} , \overline{BG} , \overline{BR} valid (hold time) (MIN = 0.00 x B1 + 1.00 ³)	1.00	—	1.00	—	1.00	—	2.00	—	ns
B17a	CLKOUT to \overline{KR} , \overline{RETRY} , \overline{CR} valid (hold time) (MIN = 0.00 x B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	—	ns
B18	D(0:31), DP(0:3) valid to CLKOUT rising edge (setup time) ⁴ (MIN = 0.00 x B1 + 6.00)	6.00	—	6.00	—	6.00	—	6.00	—	ns

References

Table 10-9. Bus Operation Timings (continued)

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B19	CLKOUT rising edge to D(0:31), DP(0:3) valid (hold time) ⁴ (MIN = 0.00 x B1 + 1.00 ⁵)	1.00	—	1.00	—	1.00	—	2.00	—	ns
B20	D(0:31), DP(0:3) valid to CLKOUT falling edge (setup time) ⁶ (MIN = 0.00 x B1 + 4.00)	4.00	—	4.00	—	4.00	—	4.00	—	ns
B21	CLKOUT falling edge to D(0:31), DP(0:3) valid (hold Time) ⁶ (MIN = 0.00 x B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	—	ns
B22	CLKOUT rising edge to \overline{CS} asserted GPCM ACS = 00 (MAX = 0.25 x B1 + 6.3)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B22a	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 10, TRLX = 0 (MAX = 0.00 x B1 + 8.00)	—	8.00	—	8.00	—	8.00	—	8.00	ns
B22b	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 0 (MAX = 0.25 x B1 + 6.3)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B22c	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 1 (MAX = 0.375 x B1 + 6.6)	10.90	18.00	10.90	16.00	7.00	14.10	5.20	12.30	ns
B23	CLKOUT rising edge to \overline{CS} negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0 (MAX = 0.00 x B1 + 8.00)	2.00	8.00	2.00	8.00	2.00	8.00	2.00	8.00	ns
B24	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 10, TRLX = 0 (MIN = 0.25 x B1 - 2.00)	5.60	—	4.30	—	3.00	—	1.80	—	ns
B24a	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11 TRLX = 0 (MIN = 0.50 x B1 - 2.00)	13.20	—	10.50	—	8.00	—	5.60	—	ns
B25	CLKOUT rising edge to \overline{OE} , \overline{WE} (0:3) asserted (MAX = 0.00 x B1 + 9.00)	—	9.00	—	9.00	—	9.00	—	9.00	ns
B26	CLKOUT rising edge to \overline{OE} negated (MAX = 0.00 x B1 + 9.00)	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns
B27	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 10, TRLX = 1 (MIN = 1.25 x B1 - 2.00)	35.90	—	29.30	—	23.00	—	16.90	—	ns
B27a	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11, TRLX = 1 (MIN = 1.50 x B1 - 2.00)	43.50	—	35.50	—	28.00	—	20.70	—	ns
B28	CLKOUT rising edge to \overline{WE} (0:3) negated GPCM write access CSNT = 0 (MAX = 0.00 x B1 + 9.00)	—	9.00	—	9.00	—	9.00	—	9.00	ns

References

Table 10-9. Bus Operation Timings (continued)

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B28a	CLKOUT falling edge to $\overline{WE}(0:3)$ negated GPCM write access TRLX = 0, CSNT = 1, EBDF = 0 (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B28b	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 0 (MAX = 0.25 x B1 + 6.80)	—	14.30	—	13.00	—	11.80	—	10.50	ns
B28c	CLKOUT falling edge to $\overline{WE}(0:3)$ negated GPCM write access TRLX = 0, CSNT = 1 write access TRLX = 0, CSNT = 1, EBDF = 1 (MAX = 0.375 x B1 + 6.6)	10.90	18.00	10.90	18.00	7.00	14.30	5.20	12.30	ns
B28d	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 (MAX = 0.375 x B1 + 6.6)	—	18.00	—	18.00	—	14.30	—	12.30	ns
B29	$\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, CSNT = 0, EBDF = 0 (MIN = 0.25 x B1 - 2.00)	5.60	—	4.30	—	3.00	—	1.80	—	ns
B29a	$\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 0 (MIN = 0.50 x B1 - 2.00)	13.20	—	10.50	—	8.00	—	5.60	—	ns
B29b	\overline{CS} negated to D(0:31), DP(0:3), High Z GPCM write access, ACS = 00, TRLX = 0 & CSNT = 0 (MIN = 0.25 x B1 - 2.00)	5.60	—	4.30	—	3.00	—	1.80	—	ns
B29c	\overline{CS} negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11 EBDF = 0 (MIN = 0.50 x B1 - 2.00)	13.20	—	10.50	—	8.00	—	5.60	—	ns
B29d	$\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 0 (MIN = 1.50 x B1 - 2.00)	43.50	—	35.50	—	28.00	—	20.70	—	ns
B29e	\overline{CS} negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11 EBDF = 0 (MIN = 1.50 x B1 - 2.00)	43.50	—	35.50	—	28.00	—	20.70	—	ns
B29f	$\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 1 (MIN = 0.375 x B1 - 6.30)	5.00	—	3.00	—	1.10	—	0.00	—	ns

References

Table 10-9. Bus Operation Timings (continued)

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B29g	\overline{CS} negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 1 (MIN = 0.375 x B1 - 6.30)	5.00	—	3.00	—	1.10	—	0.00	—	ns
B29h	\overline{WE} (0:3) negated to D(0:31), DP(0:3) High Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 1 (MIN = 0.375 x B1 - 3.30)	38.40	—	31.10	—	24.20	—	17.50	—	ns
B29i	\overline{CS} negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 (MIN = 0.375 x B1 - 3.30)	38.40	—	31.10	—	24.20	—	17.50	—	ns
B30	\overline{CS} , \overline{WE} (0:3) negated to A(0:31), BADDR(28:30) Invalid GPCM write access ⁷ (MIN = 0.25 x B1 - 2.00)	5.60	—	4.30	—	3.00	—	1.80	—	ns
B30a	\overline{WE} (0:3) negated to A(0:31), BADDR(28:30) Invalid GPCM, write access, TRLX = 0, CSNT = 1, \overline{CS} negated to A(0:31) invalid GPCM write access TRLX = 0, CSNT = 1 ACS = 10, or ACS == 11, EBDF = 0 (MIN = 0.50 x B1 - 2.00)	13.20	—	10.50	—	8.00	—	5.60	—	ns
B30b	\overline{WE} (0:3) negated to A(0:31) Invalid GPCM BADDR(28:30) invalid GPCM write access, TRLX = 1, CSNT = 1. \overline{CS} negated to A(0:31) Invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10, or ACS == 11 EBDF = 0 (MIN = 1.50 x B1 - 2.00)	43.50	—	35.50	—	28.00	—	20.70	—	ns
B30c	\overline{WE} (0:3) negated to A(0:31), BADDR(28:30) invalid GPCM write access, TRLX = 0, CSNT = 1. \overline{CS} negated to A(0:31) invalid GPCM write access, TRLX = 0, CSNT = 1 ACS = 10, ACS == 11, EBDF = 1 (MIN = 0.375 x B1 - 3.00)	8.40	—	6.40	—	4.50	—	2.70	—	ns
B30d	\overline{WE} (0:3) negated to A(0:31), BADDR(28:30) invalid GPCM write access TRLX = 1, CSNT = 1, \overline{CS} negated to A(0:31) invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or 11, EBDF = 1	38.67	—	31.38	—	24.50	—	17.83	—	ns
B31	CLKOUT falling edge to \overline{CS} valid - as requested by control bit CST4 in the corresponding word in the UPM (MAX = 0.00 X B1 + 6.00)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns

References

Table 10-9. Bus Operation Timings (continued)

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B31a	CLKOUT falling edge to \overline{CS} valid - as requested by control bit CST1 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B31b	CLKOUT rising edge to \overline{CS} valid - as requested by control bit CST2 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 8.00$)	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B31c	CLKOUT rising edge to \overline{CS} valid- as requested by control bit CST3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.30$)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B31d	CLKOUT falling edge to \overline{CS} valid, as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1 (MAX = $0.375 \times B1 + 6.6$)	13.30	18.00	11.30	16.00	9.40	14.10	7.60	12.30	ns
B32	CLKOUT falling edge to \overline{BS} valid- as requested by control bit BST4 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 6.00$)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B32a	CLKOUT falling edge to \overline{BS} valid - as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0 (MAX = $0.25 \times B1 + 6.80$)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B32b	CLKOUT rising edge to \overline{BS} valid - as requested by control bit BST2 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 8.00$)	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B32c	CLKOUT rising edge to \overline{BS} valid - as requested by control bit BST3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B32d	CLKOUT falling edge to \overline{BS} valid- as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 1 (MAX = $0.375 \times B1 + 6.60$)	13.30	18.00	11.30	16.00	9.40	14.10	7.60	12.30	ns
B33	CLKOUT falling edge to \overline{GPL} valid - as requested by control bit GxT4 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 6.00$)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B33a	CLKOUT rising edge to \overline{GPL} Valid - as requested by control bit GxT3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns

References

Table 10-9. Bus Operation Timings (continued)

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B34	A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid - as requested by control bit CST4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	—	4.30	—	3.00	—	1.80	—	ns
B34a	A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid - as requested by control bit CST1 in the corresponding word in the UPM (MIN = 0.50 x B1 - 2.00)	13.20	—	10.50	—	8.00	—	5.60	—	ns
B34b	A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid - as requested by CST2 in the corresponding word in UPM (MIN = 0.75 x B1 - 2.00)	20.70	—	16.70	—	13.00	—	9.40	—	ns
B35	A(0:31), BADDR(28:30) to \overline{CS} valid - as requested by control bit BST4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	—	4.30	—	3.00	—	1.80	—	ns
B35a	A(0:31), BADDR(28:30), and D(0:31) to \overline{BS} valid - As Requested by BST1 in the corresponding word in the UPM (MIN = 0.50 x B1 - 2.00)	13.20	—	10.50	—	8.00	—	5.60	—	ns
B35b	A(0:31), BADDR(28:30), and D(0:31) to \overline{BS} valid - as requested by control bit BST2 in the corresponding word in the UPM (MIN = 0.75 x B1 - 2.00)	20.70	—	16.70	—	13.00	—	9.40	—	ns
B36	A(0:31), BADDR(28:30), and D(0:31) to \overline{GPL} valid as requested by control bit GxT4 in the corresponding word in the UPM (MIN = 0.25 x B1 - 2.00)	5.60	—	4.30	—	3.00	—	1.80	—	ns
B37	UPWAIT valid to CLKOUT falling edge ⁸ (MIN = 0.00 x B1 + 6.00)	6.00	—	6.00	—	6.00	—	6.00	—	ns
B38	CLKOUT falling edge to UPWAIT valid ⁸ (MIN = 0.00 x B1 + 1.00)	1.00	—	1.00	—	1.00	—	1.00	—	ns
B39	\overline{AS} valid to CLKOUT rising edge ⁹ (MIN = 0.00 x B1 + 7.00)	7.00	—	7.00	—	7.00	—	7.00	—	ns
B40	A(0:31), TSIZ(0:1), RD/ \overline{WR} , \overline{BURST} , valid to CLKOUT rising edge (MIN = 0.00 x B1 + 7.00)	7.00	—	7.00	—	7.00	—	7.00	—	ns
B41	\overline{TS} valid to CLKOUT rising edge (setup time) (MIN = 0.00 x B1 + 7.00)	7.00	—	7.00	—	7.00	—	7.00	—	ns
B42	CLKOUT rising edge to \overline{TS} valid (hold time) (MIN = 0.00 x B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	—	ns
B43	\overline{AS} negation to memory controller signals negation (MAX = TBD)	—	TBD	—	TBD	—	TBD	—	TBD	ns

¹ For part speeds above 50MHz, use 9.80ns for B11a.

References

- ² The timing required for $\overline{B\overline{R}}$ input is relevant when the MPC866/859T/859DSL is selected to work with internal bus arbiter. The timing for $\overline{B\overline{G}}$ input is relevant when the MPC866/859T/859DSL is selected to work with external bus arbiter.
- ³ For part speeds above 50MHz, use 2ns for B17.
- ⁴ The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the $\overline{T\overline{A}}$ input signal is asserted.
- ⁵ For part speeds above 50MHz, use 2ns for B19.
- ⁶ The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)
- ⁷ The timing B30 refers to $\overline{C\overline{S}}$ when ACS = 00 and to $\overline{W\overline{E}}(0:3)$ when CSNT = 0.
- ⁸ The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 10-20.
- ⁹ The $\overline{A\overline{S}}$ signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 10-23.

Figure 10-5 is the control timing diagram.




Figure 10-5. Control Timing

References

Figure 10-6 provides the timing for the external clock.




Figure 10-6. External Clock Timing

Figure 10-7 provides the timing for the synchronous output signals.




Figure 10-7. Synchronous Output Signals Timing

Figure 10-8 provides the timing for the synchronous active pull-up and open-drain output signals.

References




Figure 10-8. Synchronous Active Pull-Up Resistor and Open-Drain Outputs Signals Timing

Figure 10-9 provides the timing for the synchronous input signals.




Figure 10-9. Synchronous Input Signals Timing

Figure 10-10 provides normal case timing for input data. It also applies to normal read accesses under the control of the UPM in the memory controller.

References




Figure 10-10. Input Data Timing in Normal Case

Figure 10-11 provides the timing for the input data controlled by the UPM for data beats where $DLT3 = 1$ in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)




Figure 10-11. Input Data Timing when Controlled by UPM in the Memory Controller and $DLT3 = 1$

Figure 10-12 through Figure 10-15 provide the timing for the external bus read controlled by various GPCM factors.

References




Figure 10-12. External Bus Read Timing (GPCM Controlled—ACS = 00)

References




Figure 10-13. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 10)




Figure 10-14. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)

References




Figure 10-15. External Bus Read Timing (GPCM Controlled—TRLX = 1, ACS = 10, ACS = 11)

References

Figure 10-16 through Figure 10-18 provide the timing for the external bus write controlled by various GPCM factors.




Figure 10-16. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 0)

References




Figure 10-17. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 1)

References




Figure 10-18. External Bus Write Timing (GPCM Controlled—TRLX = 1, CSNT = 1)

Figure 10-19 provides the timing for the external bus controlled by the UPM.

References




Figure 10-19. External Bus Timing (UPM Controlled Signals)

Figure 10-20 provides the timing for the asynchronous asserted UPWAIT signal controlled by the UPM.

References




Figure 10-20. Asynchronous UPWAIT Asserted Detection in UPM Handled Cycles Timing

Figure 10-21 provides the timing for the asynchronous negated UPWAIT signal controlled by the UPM.




Figure 10-21. Asynchronous UPWAIT Negated Detection in UPM Handled Cycles Timing

Figure 10-22 provides the timing for the synchronous external master access controlled by the GPCM.

References




Figure 10-22. Synchronous External Master Access Timing (GPCM Handled ACS = 00)

Figure 10-23 provides the timing for the asynchronous external master memory access controlled by the GPCM.




Figure 10-23. Asynchronous External Master Memory Access Timing (GPCM Controlled—ACS = 00)

Figure 10-24 provides the timing for the asynchronous external master control signals negation.

References




Figure 10-24. Asynchronous External Master—Control Signals Negation Timing

Table 10-10 provides interrupt timing for the MPC866/859T/859DSL.

Table 10-10. Interrupt Timing

Num	Characteristic ¹	All Frequencies		Unit
		Min	Max	
I39	$\overline{\text{IRQx}}$ valid to CLKOUT rising edge (set up time)	6.00		ns
I40	$\overline{\text{IRQx}}$ hold time after CLKOUT	2.00		ns
I41	$\overline{\text{IRQx}}$ pulse width low	3.00		ns
I42	$\overline{\text{IRQx}}$ pulse width high	3.00		ns
I43	$\overline{\text{IRQx}}$ edge-to-edge time	$4 \times T_{\text{CLKOUT}}$		—

¹ The timings I39 and I40 describe the testing conditions under which the $\overline{\text{IRQ}}$ lines are tested when being defined as level sensitive. The $\overline{\text{IRQ}}$ lines are synchronized internally and do not have to be asserted or negated with reference to the CLKOUT.

The timings I41, I42, and I43 are specified to allow the correct function of the $\overline{\text{IRQ}}$ lines detection circuitry, and has no direct relation with the total system interrupt latency that the MPC866/859T/859DSL is able to support.

Figure 10-25 provides the interrupt detection timing for the external level-sensitive lines.




Figure 10-25. Interrupt Detection Timing for External Level Sensitive Lines

Figure 10-26 provides the interrupt detection timing for the external edge-sensitive lines.

References




Figure 10-26. Interrupt Detection Timing for External Edge Sensitive Lines

Table 10-11 shows the PCMCIA timing for the MPC866/859T/859DSL.

Table 10-11. PCMCIA Timing

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
P44	A(0:31), \overline{REG} valid to PCMCIA Strobe asserted. ¹ (MIN = 0.75 x B1 - 2.00)	20.70	—	16.70	—	13.00	—	9.40	—	ns
P45	A(0:31), \overline{REG} valid to ALE negation. ¹ (MIN = 1.00 x B1 - 2.00)	28.30	—	23.00	—	18.00	—	13.20	—	ns
P46	CLKOUT to \overline{REG} valid (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns
P47	CLKOUT to \overline{REG} Invalid. (MIN = 0.25 x B1 + 1.00)	8.60	—	7.30	—	6.00	—	4.80	—	ns
P48	CLKOUT to $\overline{CE1}$, $\overline{CE2}$ asserted. (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns
P49	CLKOUT to $\overline{CE1}$, $\overline{CE2}$ negated. (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns
P50	CLKOUT to \overline{PCOE} , \overline{IORD} , \overline{PCWE} , \overline{IOWR} assert time. (MAX = 0.00 x B1 + 11.00)	—	11.00	—	11.00	—	11.00	—	11.00	ns
P51	CLKOUT to \overline{PCOE} , \overline{IORD} , \overline{PCWE} , \overline{IOWR} negate time. (MAX = 0.00 x B1 + 11.00)	2.00	11.00	2.00	11.00	2.00	11.00	2.00	11.00	ns
P52	CLKOUT to ALE assert time (MAX = 0.25 x B1 + 6.30)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
P53	CLKOUT to ALE negate time (MAX = 0.25 x B1 + 8.00)	—	15.60	—	14.30	—	13.00	—	11.80	ns
P54	\overline{PCWE} , \overline{IOWR} negated to D(0:31) invalid. ¹ (MIN = 0.25 x B1 - 2.00)	5.60	—	4.30	—	3.00	—	1.80	—	ns
P55	\overline{WAITA} and \overline{WAITB} valid to CLKOUT rising edge. ¹ (MIN = 0.00 x B1 + 8.00)	8.00	—	8.00	—	8.00	—	8.00	—	ns
P56	CLKOUT rising edge to \overline{WAITA} and \overline{WAITB} invalid. ¹ (MIN = 0.00 x B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	—	ns

References

- ¹ PSST = 1. Otherwise add PSST times cycle time.
 PSHT = 0. Otherwise add PSHT times cycle time.

These synchronous timings define when the $\overline{\text{WAITx}}$ signals are detected in order to freeze (or relieve) the PCMCIA current cycle. The $\overline{\text{WAITx}}$ assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the *MPC866 PowerQUICC User's Manual*.

Figure 10-27 provides the PCMCIA access cycle timing for the external bus read.




Figure 10-27. PCMCIA Access Cycles Timing External Bus Read

Figure 10-28 provides the PCMCIA access cycle timing for the external bus write.

References




Figure 10-28. PCMCIA Access Cycles Timing External Bus Write

Figure 10-29 provides the PCMCIA $\overline{\text{WAIT}}$ signals detection timing.




Figure 10-29. PCMCIA $\overline{\text{WAIT}}$ Signals Detection Timing

Table 10-12 shows the PCMCIA port timing for the MPC866/859T/859DSL.

Table 10-12. PCMCIA Port Timing

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
P57	CLKOUT to OPx Valid (MAX = $0.00 \times B1 + 19.00$)	—	19.00	—	19.00	—	19.00	—	19.00	ns
P58	HRESET negated to OPx drive ¹ (MIN = $0.75 \times B1 + 3.00$)	25.70	—	21.70	—	18.00	—	14.40	—	ns
P59	IP_Xx valid to CLKOUT rising edge (MIN = $0.00 \times B1 + 5.00$)	5.00	—	5.00	—	5.00	—	5.00	—	ns
P60	CLKOUT rising edge to IP_Xx invalid (MIN = $0.00 \times B1 + 1.00$)	1.00	—	1.00	—	1.00	—	1.00	—	ns

¹ OP2 and OP3 only.

Figure 10-30 provides the PCMCIA output port timing for the MPC866/859T/859DSL.




Figure 10-30. PCMCIA Output Port Timing

Figure 10-31 provides the PCMCIA output port timing for the MPC866/859T/859DSL.




Figure 10-31. PCMCIA Input Port Timing

Table 10-13 shows the debug port timing for the MPC866/859T/859DSL.

Table 10-13. Debug Port Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
D61	DSCK cycle time	$3 \times T_{\text{CLOCKOUT}}$		-
D62	DSCK clock pulse width	$1.25 \times T_{\text{CLOCKOUT}}$		-
D63	DSCK rise and fall times	0.00	3.00	ns
D64	DSDI input data setup time	8.00		ns
D65	DSDI data hold time	5.00		ns
D66	DSCK low to DSDO data valid	0.00	15.00	ns
D67	DSCK low to DSDO invalid	0.00	2.00	ns

Figure 10-32 provides the input timing for the debug port clock.



**Figure 10-32. Debug Port Clock Input Timing**

Figure 10-33 provides the timing for the debug port.

**Figure 10-33. Debug Port Timings**

References

Table 10-14 shows the reset timing for the MPC866/859T/859DSL.

Table 10-14. Reset Timing

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
R69	CLKOUT to $\overline{\text{HRESET}}$ high impedance (MAX = 0.00 x B1 + 20.00)	—	20.00	—	20.00	—	20.00	—	20.00	ns
R70	CLKOUT to $\overline{\text{SRESET}}$ high impedance (MAX = 0.00 x B1 + 20.00)	—	20.00	—	20.00	—	20.00	—	20.00	ns
R71	$\overline{\text{RSTCONF}}$ pulse width (MIN = 17.00 x B1)	515.20	—	425.00	—	340.00	—	257.60	—	ns
R72	—	—	—	—	—	—	—	—	—	—
R73	Configuration data to $\overline{\text{HRESET}}$ rising edge set up time (MIN = 15.00 x B1 + 50.00)	504.50	—	425.00	—	350.00	—	277.30	—	ns
R74	Configuration data to $\overline{\text{RSTCONF}}$ rising edge set up time (MIN = 0.00 x B1 + 350.00)	350.00	—	350.00	—	350.00	—	350.00	—	ns
R75	Configuration data hold time after $\overline{\text{RSTCONF}}$ negation (MIN = 0.00 x B1 + 0.00)	0.00	—	0.00	—	0.00	—	0.00	—	ns
R76	Configuration data hold time after $\overline{\text{HRESET}}$ negation (MIN = 0.00 x B1 + 0.00)	0.00	—	0.00	—	0.00	—	0.00	—	ns
R77	$\overline{\text{HRESET}}$ and $\overline{\text{RSTCONF}}$ asserted to data out drive (MAX = 0.00 x B1 + 25.00)	—	25.00	—	25.00	—	25.00	—	25.00	ns
R78	$\overline{\text{RSTCONF}}$ negated to data out high impedance. (MAX = 0.00 x B1 + 25.00)	—	25.00	—	25.00	—	25.00	—	25.00	ns
R79	CLKOUT of last rising edge before chip three-states $\overline{\text{HRESET}}$ to data out high impedance. (MAX = 0.00 x B1 + 25.00)	—	25.00	—	25.00	—	25.00	—	25.00	ns
R80	DSDI, DSCK set up (MIN = 3.00 x B1)	90.90	—	75.00	—	60.00	—	45.50	—	ns
R81	DSDI, DSCK hold time (MIN = 0.00 x B1 + 0.00)	0.00	—	0.00	—	0.00	—	0.00	—	ns
R82	$\overline{\text{SRESET}}$ negated to CLKOUT rising edge for DSDI and DSCK sample (MIN = 8.00 x B1)	242.40	—	200.00	—	160.00	—	121.20	—	ns

Figure 10-34 shows the reset timing for the data bus configuration.

References




Figure 10-34. Reset Timing—Configuration from Data Bus

Figure 10-35 provides the reset timing for the data bus weak drive during configuration.




Figure 10-35. Reset Timing—Data Bus Weak Drive during Configuration

Figure 10-36 provides the reset timing for the debug port configuration.

References




Figure 10-36. Reset Timing—Debug Port Configuration

Part XI IEEE 1149.1 Electrical Specifications

Table 11-15 provides the JTAG timings for the MPC866/859T/859DSL shown in Figure 11-37 to Figure 11-40.

Table 11-15. JTAG Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
J82	TCK cycle time	100.00	—	ns
J83	TCK clock pulse width measured at 1.5 V	40.00	—	ns
J84	TCK rise and fall times	0.00	10.00	ns
J85	TMS, TDI data setup time	5.00	—	ns
J86	TMS, TDI data hold time	25.00	—	ns
J87	TCK low to TDO data valid	—	27.00	ns
J88	TCK low to TDO data invalid	0.00	—	ns
J89	TCK low to TDO high impedance	—	20.00	ns
J90	$\overline{\text{TRST}}$ assert time	100.00	—	ns
J91	$\overline{\text{TRST}}$ setup time to TCK low	40.00	—	ns
J92	TCK falling edge to output valid	—	50.00	ns
J93	TCK falling edge to output valid out of high impedance	—	50.00	ns
J94	TCK falling edge to output high impedance	—	50.00	ns
J95	Boundary scan input valid to TCK rising edge	50.00	—	ns
J96	TCK rising edge to boundary scan input invalid	50.00	—	ns

References




Figure 11-37. JTAG Test Clock Input Timing




Figure 11-38. JTAG Test Access Port Timing Diagram




Figure 11-39. JTAG $\overline{\text{TRST}}$ Timing Diagram

PIP/PIO AC Electrical Specifications




Figure 11-40. Boundary Scan (JTAG) Timing Diagram

Part XII CPM Electrical Characteristics

This section provides the AC and DC electrical specifications for the communications processor module (CPM) of the MPC866/859T/859DSL.

12.1 PIP/PIO AC Electrical Specifications

Table 12-16 provides the PIP/PIO AC timings as shown in Figure 12-41 to Figure 12-45.

Table 12-16. PIP/PIO Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
21	Data-in setup time to STBI low	0	—	ns
22	Data-In hold time to STBI high	2.5 – t3 ¹	—	clk
23	STBI pulse width	1.5	—	clk
24	STBO pulse width	1 clk – 5ns	—	ns
25	Data-out setup time to STBO low	2	—	clk
26	Data-out hold time from STBO high	5	—	clk
27	STBI low to STBO low (Rx interlock)	—	2	clk
28	STBI low to STBO high (Tx interlock)	2	—	clk
29	Data-in setup time to clock high	15	—	ns
30	Data-in hold time from clock high	7.5	—	ns
31	Clock low to data-out valid (CPU writes data, control, or direction)	—	25	ns

¹ t3 = Specification 23

PIP/PIO AC Electrical Specifications




Figure 12-41. PIP Rx (Interlock Mode) Timing Diagram




Figure 12-42. PIP Tx (Interlock Mode) Timing Diagram




Figure 12-43. PIP Rx (Pulse Mode) Timing Diagram

Port C Interrupt AC Electrical Specifications




Figure 12-44. PIP TX (Pulse Mode) Timing Diagram




Figure 12-45. Parallel I/O Data-In/Data-Out Timing Diagram

12.2 Port C Interrupt AC Electrical Specifications

Table 12-17 provides the timings for port C interrupts.

Table 12-17. Port C Interrupt Timing

Num	Characteristic	33.34 MHz		Unit
		Min	Max	
35	Port C interrupt pulse width low (edge-triggered mode)	55	—	ns
36	Port C interrupt minimum time between active edges	55	—	ns

IDMA Controller AC Electrical Specifications

Figure 12-46 shows the port C interrupt detection timing.




Figure 12-46. Port C Interrupt Detection Timing

12.3 IDMA Controller AC Electrical Specifications

Table 12-18 provides the IDMA controller timings as shown in Figure 12-47 to Figure 12-50.

Table 12-18. IDMA Controller Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
40	DREQ setup time to clock high	7	—	ns
41	DREQ hold time from clock high	3	—	ns
42	SDACK assertion delay from clock high	—	12	ns
43	SDACK negation delay from clock low	—	12	ns
44	SDACK negation delay from \overline{TA} low	—	20	ns
45	SDACK negation delay from clock high	—	15	ns
46	\overline{TA} assertion to falling edge of the clock setup time (applies to external \overline{TA})	7	—	ns




Figure 12-47. IDMA External Requests Timing Diagram

IDMA Controller AC Electrical Specifications




Figure 12-48. \overline{SDACK} Timing Diagram—Peripheral Write, Externally-Generated \overline{TA}




Figure 12-49. \overline{SDACK} Timing Diagram—Peripheral Write, Internally-Generated \overline{TA}

Baud Rate Generator AC Electrical Specifications




Figure 12-50. \overline{SDACK} Timing Diagram—Peripheral Read, Internally-Generated \overline{TA}

12.4 Baud Rate Generator AC Electrical Specifications

Table 12-19 provides the baud rate generator timings as shown in Figure 12-51.

Table 12-19. Baud Rate Generator Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
50	BRGO rise and fall time	—	10	ns
51	BRGO duty cycle	40	60	%
52	BRGO cycle	40	—	ns




Figure 12-51. Baud Rate Generator Timing Diagram

12.5 Timer AC Electrical Specifications

Table 12-20 provides the general-purpose timer timings as shown in Figure 12-52.

Table 12-20. Timer Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
61	TIN/TGATE rise and fall time	10	—	ns
62	TIN/TGATE low time	1	—	clk
63	TIN/TGATE high time	2	—	clk
64	TIN/TGATE cycle time	3	—	clk
65	CLKO low to TOUT valid	3	25	ns




Figure 12-52. CPM General-Purpose Timers Timing Diagram

12.6 Serial Interface AC Electrical Specifications

Table 12-21 provides the serial interface timings as shown in Figure 12-53 to Figure 12-57.

Table 12-21. SI Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
70	L1RCLK, L1TCLK frequency (DSC = 0) ^{1, 2}	—	SYNCCLK/2.5	MHz
71	L1RCLK, L1TCLK width low (DSC = 0) ²	P + 10	—	ns
71a	L1RCLK, L1TCLK width high (DSC = 0) ³	P + 10	—	ns
72	L1TXD, L1ST(1–4), L1RQ, L1CLKO rise/fall time	—	15.00	ns
73	L1RSYNC, L1TSYNC valid to L1CLK edge (SYNC setup time)	20.00	—	ns

Table 12-21. SI Timing (continued)

Num	Characteristic	All Frequencies		Unit
		Min	Max	
74	L1CLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)	35.00	—	ns
75	L1RSYNC, L1TSYNC rise/fall time	—	15.00	ns
76	L1RXD valid to L1CLK edge (L1RXD setup time)	17.00	—	ns
77	L1CLK edge to L1RXD invalid (L1RXD hold time)	13.00	—	ns
78	L1CLK edge to L1ST(1–4) valid ⁴	10.00	45.00	ns
78A	L1SYNC valid to L1ST(1–4) valid	10.00	45.00	ns
79	L1CLK edge to L1ST(1–4) invalid	10.00	45.00	ns
80	L1CLK edge to L1TXD valid	10.00	55.00	ns
80A	L1TSYNC valid to L1TXD valid ⁴	10.00	55.00	ns
81	L1CLK edge to L1TXD high impedance	0.00	42.00	ns
82	L1RCLK, L1TCLK frequency (DSC = 1)	—	16.00 or SYNCCLK/2	MHz
83	L1RCLK, L1TCLK width low (DSC = 1)	P + 10	—	ns
83a	L1RCLK, L1TCLK width high (DSC = 1) ³	P + 10	—	ns
84	L1CLK edge to L1CLKO valid (DSC = 1)	—	30.00	ns
85	$\overline{L1RQ}$ valid before falling edge of L1TSYNC ⁴	1.00	—	L1TCLK
86	L1GR setup time ²	42.00	—	ns
87	L1GR hold time	42.00	—	ns
88	L1CLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT = 0, DSC = 0)	—	0.00	ns

¹ The ratio SyncCLK/L1RCLK must be greater than 2.5/1.

² These specs are valid for IDL mode only.

³ Where P = 1/CLKOUT. Thus for a 25-MHz CLKOUT rate, P = 40 ns.

⁴ These strobes and TxD on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever is later.

Serial Interface AC Electrical Specifications




Figure 12-53. SI Receive Timing Diagram with Normal Clocking (DSC = 0)

Serial Interface AC Electrical Specifications




Figure 12-54. SI Receive Timing with Double-Speed Clocking (DSC = 1)

Serial Interface AC Electrical Specifications




Figure 12-55. SI Transmit Timing Diagram (DSC = 0)

Serial Interface AC Electrical Specifications




Figure 12-56. SI Transmit Timing with Double Speed Clocking (DSC = 1)




Figure 12-57. IDL Timing

12.7 SCC in NMSI Mode Electrical Specifications

Table 12-22 provides the NMSI external clock timing.

Table 12-22. NMSI External Clock Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
100	RCLK1 and TCLK1 width high ¹	1/SYNCCLK	—	ns
101	RCLK1 and TCLK1 width low	1/SYNCCLK +5	—	ns
102	RCLK1 and TCLK1 rise/fall time	—	15.00	ns
103	TXD1 active delay (from TCLK1 falling edge)	0.00	50.00	ns
104	$\overline{\text{RTS1}}$ active/inactive delay (from TCLK1 falling edge)	0.00	50.00	ns
105	$\overline{\text{CTS1}}$ setup time to TCLK1 rising edge	5.00	—	ns
106	RXD1 setup time to RCLK1 rising edge	5.00	—	ns
107	RXD1 hold time from RCLK1 rising edge ²	5.00	—	ns
108	$\overline{\text{CD1}}$ setup Time to RCLK1 rising edge	5.00	—	ns

¹ The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 2.25/1.

² Also applies to $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ hold time when they are used as an external sync signal.

Table 12-23 provides the NMSI internal clock timing.

Table 12-23. NMSI Internal Clock Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
100	RCLK1 and TCLK1 frequency ¹	0.00	SYNCCLK/3	MHz
102	RCLK1 and TCLK1 rise/fall time	—	—	ns
103	TXD1 active delay (from TCLK1 falling edge)	0.00	30.00	ns
104	$\overline{\text{RTS1}}$ active/inactive delay (from TCLK1 falling edge)	0.00	30.00	ns
105	$\overline{\text{CTS1}}$ setup time to TCLK1 rising edge	40.00	—	ns
106	RXD1 setup time to RCLK1 rising edge	40.00	—	ns
107	RXD1 hold time from RCLK1 rising edge ²	0.00	—	ns
108	$\overline{\text{CD1}}$ setup time to RCLK1 rising edge	40.00	—	ns

¹ The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 3/1.

² Also applies to $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ hold time when they are used as an external sync signals.

Figure 12-58 through Figure 12-60 show the NMSI timings.

SCC in NMSI Mode Electrical Specifications




Figure 12-58. SCC NMSI Receive Timing Diagram




Figure 12-59. SCC NMSI Transmit Timing Diagram




Figure 12-60. HDLC Bus Timing Diagram

12.8 Ethernet Electrical Specifications

Table 12-24 provides the Ethernet timings as shown in Figure 12-61 to Figure 12-65.

Table 12-24. Ethernet Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
120	CLSN width high	40	—	ns
121	RCLK1 rise/fall time	—	15	ns
122	RCLK1 width low	40	—	ns
123	RCLK1 clock period ¹	80	120	ns
124	RXD1 setup time	20	—	ns
125	RXD1 hold time	5	—	ns
126	RENA active delay (from RCLK1 rising edge of the last data bit)	10	—	ns
127	RENA width low	100	—	ns
128	TCLK1 rise/fall time	—	15	ns
129	TCLK1 width low	40	—	ns
130	TCLK1 clock period ¹	99	101	ns
131	TXD1 active delay (from TCLK1 rising edge)	—	50	ns
132	TXD1 inactive delay (from TCLK1 rising edge)	6.5	50	ns
133	TENA active delay (from TCLK1 rising edge)	10	50	ns
134	TENA inactive delay (from TCLK1 rising edge)	10	50	ns

Table 12-24. Ethernet Timing (continued)

Num	Characteristic	All Frequencies		Unit
		Min	Max	
135	RSTRT active delay (from TCLK1 falling edge)	10	50	ns
136	RSTRT inactive delay (from TCLK1 falling edge)	10	50	ns
137	REJECT width low	1	—	CLK
138	CLKO1 low to SDACK asserted ²	—	20	ns
139	CLKO1 low to SDACK negated ²	—	20	ns

¹ The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 2/1.

² SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.




Figure 12-61. Ethernet Collision Timing Diagram





Figure 12-62. Ethernet Receive Timing Diagram



NOTES:

1. Transmit clock invert (TCI) bit in GSMR is set.
2. If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission.

Figure 12-63. Ethernet Transmit Timing Diagram




Figure 12-64. CAM Interface Receive Start Timing Diagram



Figure 12-65. CAM Interface $\overline{\text{REJECT}}$ Timing Diagram


12.9 SMC Transparent AC Electrical Specifications

Table 12-25 provides the SMC transparent timings as shown in Figure 12-66.

Table 12-25. SMC Transparent Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
150	SMCLK clock period ¹	100	—	ns
151	SMCLK width low	50	—	ns
151A	SMCLK width high	50	—	ns
152	SMCLK rise/fall time	—	15	ns
153	SMTXD active delay (from SMCLK falling edge)	10	50	ns
154	SMRXD/SMSYNC setup time	20	—	ns
155	RXD1/SMSYNC hold time	5	—	ns

¹ SyncCLK must be at least twice as fast as SMCLK.



NOTE:

1. This delay is equal to an integer number of character-length clocks.

Figure 12-66. SMC Transparent Timing Diagram

12.10 SPI Master AC Electrical Specifications

Table 12-26 provides the SPI master timings as shown in Figure 12-67 and Figure 12-68.

Table 12-26. SPI Master Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
160	MASTER cycle time	4	1024	t_{cyc}
161	MASTER clock (SCK) high or low time	2	512	t_{cyc}
162	MASTER data setup time (inputs)	50	—	ns
163	Master data hold time (inputs)	0	—	ns
164	Master data valid (after SCK edge)	—	20	ns
165	Master data hold time (outputs)	0	—	ns
166	Rise time output	—	15	ns
167	Fall time output	—	15	ns




Figure 12-67. SPI Master (CP = 0) Timing Diagram

SPI Slave AC Electrical Specifications




Figure 12-68. SPI Master (CP = 1) Timing Diagram

12.11 SPI Slave AC Electrical Specifications

Table 12-27 provides the SPI slave timings as shown in Figure 12-69 and Figure 12-70.

Table 12-27. SPI Slave Timing

Num	Characteristic	All Frequencies		Unit
		Min	Max	
170	Slave cycle time	2	—	t_{cyc}
171	Slave enable lead time	15	—	ns
172	Slave enable lag time	15	—	ns
173	Slave clock (SPICLK) high or low time	1	—	t_{cyc}
174	Slave sequential transfer delay (does not require deselect)	1	—	t_{cyc}
175	Slave data setup time (inputs)	20	—	ns
176	Slave data hold time (inputs)	20	—	ns
177	Slave access time	—	50	ns

SPI Slave AC Electrical Specifications




Figure 12-69. SPI Slave (CP = 0) Timing Diagram




Figure 12-70. SPI Slave (CP = 1) Timing Diagram

12.12 I²C AC Electrical Specifications

Table 12-28 provides the I²C (SCL < 100 KHz) timings.

Table 12-28. I²C Timing (SCL < 100 KHz)

Num	Characteristic	All Frequencies		Unit
		Min	Max	
200	SCL clock frequency (slave)	0	100	KHz
200	SCL clock frequency (master) ¹	1.5	100	KHz
202	Bus free time between transmissions	4.7	—	μs
203	Low period of SCL	4.7	—	μs
204	High period of SCL	4.0	—	μs
205	Start condition setup time	4.7	—	μs
206	Start condition hold time	4.0	—	μs
207	Data hold time	0	—	μs
208	Data setup time	250	—	ns
209	SDL/SCL rise time	—	1	μs
210	SDL/SCL fall time	—	300	ns
211	Stop condition setup time	4.7	—	μs

¹ SCL frequency is given by $SCL = BRGCLK_frequency / ((BRG\ register + 3) * pre_scaler * 2)$.
The ratio SyncClk/(BRGCLK/pre_scaler) must be greater or equal to 4/1.

Table 12-29 provides the I²C (SCL > 100 KHz) timings.

Table 12-29. I²C Timing (SCL > 100 KHz)

Num	Characteristic	Expression	All Frequencies		Unit
			Min	Max	
200	SCL clock frequency (slave)	fSCL	0	BRGCLK/48	Hz
200	SCL clock frequency (master) ¹	fSCL	BRGCLK/16512	BRGCLK/48	Hz
202	Bus free time between transmissions	—	1/(2.2 * fSCL)	—	s
203	Low period of SCL	—	1/(2.2 * fSCL)	—	s
204	High period of SCL	—	1/(2.2 * fSCL)	—	s
205	Start condition setup time	—	1/(2.2 * fSCL)	—	s
206	Start condition hold time	—	1/(2.2 * fSCL)	—	s
207	Data hold time	—	0	—	s
208	Data setup time	—	1/(40 * fSCL)	—	s
209	SDL/SCL rise time	—	—	1/(10 * fSCL)	s
210	SDL/SCL fall time	—	—	1/(33 * fSCL)	s
211	Stop condition setup time	—	1/2(2.2 * fSCL)	—	s

I2C AC Electrical Specifications

¹ SCL frequency is given by $SCL = BrgClk_frequency / ((BRG\ register + 3) * pre_scaler * 2)$.
The ratio $SyncClk/(Brg_Clk/pre_scaler)$ must be greater or equal to 4/1.

Figure 12-71 shows the I²C bus timing.




Figure 12-71. I²C Bus Timing Diagram

Part XIII UTOPIA AC Electrical Specifications

Table 13-30, Table 13-31, and Table 13-32, shows the AC electrical specifications for the UTOPIA interface.

Table 13-30. UTOPIA Master (Muxed Mode) Electrical Specifications

Num	Signal Characteristic	Direction	Min	Max	Unit
U1	UtpClk rise/fall time (Internal clock option)	Output		4ns	ns
	Duty cycle		50	50	%
	Frequency			33	Mhz
U2	UTPB, SOC, \overline{RxEnb} , \overline{TxEnb} , RxAddr, and TxAddr active delay (and PHREQ and PHSEL active delay in MPHY mode)	Output	2ns	16ns	ns
U3	UTPB, SOC, Rxclav and Txclav setup time	Input	4ns		ns
U4	UTPB, SOC, Rxclav and Txclav hold time	Input	1ns		ns

Table 13-31. UTOPIA Master (Split Bus Mode) Electrical Specifications

Num	Signal Characteristic	Direction	Min	Max	Unit
U1	UtpClk rise/fall time (Internal clock option)	Output		4ns	ns
	Duty cycle		50	50	%
	Frequency			33	Mhz
U2	UTPB, SOC, $\overline{\text{RxEnb}}$, $\overline{\text{TxEnb}}$, RxAddr and TxAddr active delay (PHREQ and PHSEL active delay in MPHY mode)	Output	2ns	16ns	ns
U3	UTPB_Aux, SOC_Aux, Rxclav and Txclav setup time	Input	4ns		ns
U4	UTPB_Aux, SOC_Aux, Rxclav and Txclav hold time	Input	1ns		ns

Table 13-32. UTOPIA Slave (Split Bus Mode) Electrical Specifications

Num	Signal Characteristic	Direction	Min	Max	Unit
U1	UtpClk rise/fall time (external clock option)	Input		4ns	ns
	Duty cycle		40	60	%
	Frequency			33	Mhz
U2	UTPB, SOC, Rxclav and Txclav active delay	Output	2ns	16ns	ns
U3	UTPB_AUX, SOC_Aux, $\overline{\text{RxEnb}}$, $\overline{\text{TxEnb}}$, RxAddr, and TxAddr setup time	Input	4ns		ns
U4	UTPB_AUX, SOC_Aux, $\overline{\text{RxEnb}}$, $\overline{\text{TxEnb}}$, RxAddr, and TxAddr hold time	Input	1ns		ns

Figure 13-72 shows signal timings during UTOPIA receive operations.




Figure 13-72. UTOPIA Receive Timing

Figure 13-73 shows signal timings during UTOPIA transmit operations.




Figure 13-73. UTOPIA Transmit Timing

Part XIV FEC Electrical Characteristics

This section provides the AC electrical specifications for the Fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Also, MII signals use TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V.

14.1 MII Receive Signal Timing (MII_RXD[3:0], MII_RX_DV, MII_RX_ER, MII_RX_CLK)

The receiver functions correctly up to a MII_RX_CLK maximum frequency of 25MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII_RX_CLK frequency - 1%.

Table 14-33 provides information on the MII receive signal timing.

Table 14-33. MII Receive Signal Timing

Num	Characteristic	Min	Max	Unit
M1	MII_RXD[3:0], MII_RX_DV, MII_RX_ER to MII_RX_CLK setup	5	—	ns
M2	MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold	5	—	ns
M3	MII_RX_CLK pulse width high	35%	65%	MII_RX_CLK period
M4	MII_RX_CLK pulse width low	35%	65%	MII_RX_CLK period

Figure 14-74 shows MII receive signal timing.




Figure 14-74. MII Receive Signal Timing Diagram

14.2 MII Transmit Signal Timing (MII_TXD[3:0], MII_TX_EN, MII_TX_ER, MII_TX_CLK)

The transmitter functions correctly up to a MII_TX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII_TX_CLK frequency - 1%.

Table 14-34 provides information on the MII transmit signal timing,.

Table 14-34. MII Transmit Signal Timing

Num	Characteristic	Min	Max	Unit
M5	MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER invalid	5	—	ns
M6	MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER valid	—	25	
M7	MII_TX_CLK pulse width high	35%	65%	MII_TX_CLK period
M8	MII_TX_CLK pulse width low	35%	65%	MII_TX_CLK period

Figure 14-75 shows the MII transmit signal timing diagram.




Figure 14-75. MII Transmit Signal Timing Diagram

14.3 MII Async Inputs Signal Timing (MII_CRS, MII_COL)

Table 14-35 provides information on the MII async inputs signal timing.

Table 14-35. MII Async Inputs Signal Timing

Num	Characteristic	Min	Max	Unit
M9	MII_CRS, MII_COL minimum pulse width	1.5	—	MII_TX_CLK period

Figure 14-76 shows the MII asynchronous inputs signal timing diagram.




Figure 14-76. MII Async Inputs Timing Diagram

14.4 MII Serial Management Channel Timing (MII_MDIO, MII_MDC)

Table 14-36 provides information on the MII serial management channel signal timing. The FEC functions correctly with a maximum MDC frequency in excess of 2.5 MHz. The exact upper bound is under investigation.

Table 14-36. MII Serial Management Channel Timing

Num	Characteristic	Min	Max	Unit
M10	MII_MDC falling edge to MII_MDIO output invalid (minimum propagation delay)	0	—	ns
M11	MII_MDC falling edge to MII_MDIO output valid (max prop delay)	—	25	ns
M12	MII_MDIO (input) to MII_MDC rising edge setup	10	—	ns
M13	MII_MDIO (input) to MII_MDC rising edge hold	0	—	ns
M14	MII_MDC pulse width high	40%	60%	MII_MDC period
M15	MII_MDC pulse width low	40%	60%	MII_MDC period

Figure 14-77 shows the MII serial management channel timing diagram.




Figure 14-77. MII Serial Management Channel Timing Diagram

Part XV Mechanical Data and Ordering Information

Table 15-37 provides information on the MPC866/859T/859DSL derivative devices.

Table 15-37. MPC866/859T/859DSL Derivatives

Device	Number of SCCs ¹	Ethernet Support	Multi-Channel HDLC Support	ATM Support	Cache Size	
					Instruction	Data
MPC866T	Four	10/100 Mbps	Yes	Yes	4 Kbyte	4 Kbyte
MPC866P	Four	10/100 Mbps	Yes	Yes	16 Kbyte	8 Kbyte
MPC859T	One (SCC1)	10/100 Mbps	Yes	Yes	4 Kbyte	4 Kbyte
MPC859DSL	One (SCC1)	10/100 Mbps	No	Up to 4 addresses	4 Kbyte	4 Kbyte

¹ Serial communications controller (SCC)

Table 15-38 identifies the packages and operating frequencies orderable for the MPC866/859T/859DSL derivative devices.

Table 15-38. MPC866/859T/859DSL Package/Frequency Orderable

Package Type	Temperature (Tj)	Frequency (MHz)	Order Number
Plastic ball grid array (ZP suffix)	0°C to 95°C	50	MPC859DSLZP50
		66	MPC859DSLZP66
		100	MPC866PZP100 MPC866TZP100 MPC859TZP100
		133	MPC866PZP133 MPC866TZP133 MPC859TZP133
Plastic ball grid array (CZP suffix)	-40°C to 100°C	TBD ¹	TBD

¹ Additional extended temperature devices can be made available at 50MHz, 66MHz, 80MHz and 100MHz

15.1 Pin Assignments

Figure 15-78 shows the top view pinout of the PBGA package. For additional information, see the *MPC866 PowerQUICC Family User's Manual*.

NOTE: This is the top view of the device.




Figure 15-78. Pinout of the PBGA Package

Table 15-39 contains a list of the MPC866 input and output signals and shows multiplexing and pin assignments.

Table 15-39. Pin Assignments

Name	Pin Number	Type
A[0:31]	B19, B18, A18, C16, B17, A17, B16, A16, D15, C15, B15, A15, C14, B14, A14, D12, C13, B13, D9, D11, C12, B12, B10, B11, C11, D10, C10, A13, A10, A12, A11, A9	Bidirectional Three-state
TSIZ0 REG	B9	Bidirectional Three-state
TSIZ1	C9	Bidirectional Three-state
RD/ \overline{WR}	B2	Bidirectional Three-state
\overline{BURST}	F1	Bidirectional Three-state
BDIP $\overline{GPL_B5}$	D2	Output
\overline{TS}	F3	Bidirectional Active Pull-up
\overline{TA}	C2	Bidirectional Active Pull-up
\overline{TEA}	D1	Open-drain
\overline{BI}	E3	Bidirectional Active Pull-up
$\overline{IRQ2}$ RSV	H3	Bidirectional Three-state
$\overline{IRQ4}$ KR \overline{RETRY} SPKROUT	K1	Bidirectional Three-state
\overline{CR} $\overline{IRQ3}$	F2	Input
D[0:31]	W14, W12, W11, W10, W13, W9, W7, W6, U13, T11, V11, U11, T13, V13, V10, T10, U10, T12, V9, U9, V8, U8, T9, U12, V7, T8, U7, V12, V6, W5, U6, T7	Bidirectional Three-state
DP0 $\overline{IRQ3}$	V3	Bidirectional Three-state
DP1 $\overline{IRQ4}$	V5	Bidirectional Three-state
DP2 $\overline{IRQ5}$	W4	Bidirectional Three-state
DP3 $\overline{IRQ6}$	V4	Bidirectional Three-state
\overline{BR}	G4	Bidirectional
\overline{BG}	E2	Bidirectional
\overline{BB}	E1	Bidirectional Active Pull-up

Pin Assignments

Table 15-39. Pin Assignments (continued)

Name	Pin Number	Type
FRZ IRQ6	G3	Bidirectional
IRQ0	V14	Input
IRQ1	U14	Input
M_TX_CLK IRQ7	W15	Input
$\overline{CS}[0:5]$	C3, A2, D4, E4, A4, B4	Output
$\overline{CS6}$ $\overline{CE1_B}$	D5	Output
$\overline{CS7}$ $\overline{CE2_B}$	C4	Output
$\overline{WE0}$ $\overline{BS_B0}$ \overline{IORD}	C7	Output
$\overline{WE1}$ $\overline{BS_B1}$ \overline{IOWR}	A6	Output
$\overline{WE2}$ $\overline{BS_B2}$ PCOE	B6	Output
$\overline{WE3}$ $\overline{BS_B3}$ PCWE	A5	Output
$\overline{BS_A}[0:3]$	D8, C8, A7, B8	Output
$\overline{GPL_A0}$ $\overline{GPL_B0}$	D7	Output
\overline{OE} $\overline{GPL_A1}$ $\overline{GPL_B1}$	C6	Output
$\overline{GPL_A}[2:3]$ $\overline{GPL_B}[2:3]$ $\overline{CS}[2-3]$	B5, C5	Output
UPWAITA $\overline{GPL_A4}$	C1	Bidirectional
UPWAITB $\overline{GPL_B4}$	B1	Bidirectional
$\overline{GPL_A5}$	D3	Output
PORESET	R2	Input
RSTCONF	P3	Input
\overline{HRESET}	N4	Open-drain
\overline{SRESET}	P2	Open-drain
XTAL	P1	Analog Output

Pin Assignments

Table 15-39. Pin Assignments (continued)

Name	Pin Number	Type
EXTAL	N1	Analog Input (3.3V only)
CLKOUT	W3	Output
EXTCLK	N2	Input (3.3V only)
TEXP	N3	Output
ALE_A MII-TXD1	K2	Output
$\overline{CE1_A}$ MII-TXD2	B3	Output
$\overline{CE2_A}$ MII-TXD3	A3	Output
WAIT_A SOC_Split ²	R3	Input
$\overline{WAIT_B}$	R4	Input
IP_A0 UTPB_Split0 ² MII-RXD3	T5	Input
IP_A1 UTPB_Split1 ² MII-RXD2	T4	Input
IP_A2 $\overline{IOIS16_A}$ UTPB_Split2 ² MII-RXD1	U3	Input
IP_A3 UTPB_Split3 ² MII-RXD0	W2	Input
IP_A4 UTPB_Split4 ² MII-RXCLK	U4	Input
IP_A5 UTPB_Split5 ² MII-RXERR	U5	Input
IP_A6 UTPB_Split6 ² MII-TXERR	T6	Input
IP_A7 UTPB_Split7 ² MII-RXDV	T3	Input
ALE_B DSCK/AT1	J1	Bidirectional Three-state
IP_B[0:1] IWP[0:1] VFLS[0:1]	H2, J3	Bidirectional

Pin Assignments

Table 15-39. Pin Assignments (continued)

Name	Pin Number	Type
IP_B2 $\overline{\text{IOIS16_B}}$ AT2	J2	Bidirectional Three-state
IP_B3 IWP2 VF2	G1	Bidirectional
IP_B4 LWP0 VF0	G2	Bidirectional
IP_B5 LWP1 VF1	J4	Bidirectional
IP_B6 DSD1 AT0	K3	Bidirectional Three-state
IP_B7 $\overline{\text{PTR}}$ AT3	H1	Bidirectional Three-state
OP0 MII-TXD0 UtpClk_Split ²	L4	Bidirectional
OP1	L2	Output
OP2 MODCK1 $\overline{\text{STS}}$	L1	Bidirectional
OP3 MODCK2 DSD0	M4	Bidirectional
BADDR30 $\overline{\text{REG}}$	K4	Output
BADDR[28:29]	M3, M2	Output
$\overline{\text{AS}}$	L3	Input
PA15 RXD1 RXD4	C18	Bidirectional
PA14 TXD1 TXD4	D17	Bidirectional (Optional: Open-drain)
PA13 RXD2	E17	Bidirectional
PA12 TXD2	F17	Bidirectional (Optional: Open-drain)
PA11 L1TXDB RXD3	G16	Bidirectional (Optional: Open-drain)

Pin Assignments

Table 15-39. Pin Assignments (continued)

Name	Pin Number	Type
PA10 L1RXDB TXD3	J17	Bidirectional (Optional: Open-drain)
PA9 L1TXDA RXD4	K18	Bidirectional (Optional: Open-drain)
PA8 L1RXDA TXD4	L17	Bidirectional (Optional: Open-drain)
PA7 CLK1 L1RCLKA BRGO1 TIN1	M19	Bidirectional
PA6 CLK2 $\overline{\text{TOUT1}}$	M17	Bidirectional
PA5 CLK3 L1TCLKA BRGO2 TIN2	N18	Bidirectional
PA4 CLK4 $\overline{\text{TOUT2}}$	P19	Bidirectional
PA3 CLK5 BRGO3 TIN3	P17	Bidirectional
PA2 CLK6 $\overline{\text{TOUT3}}$ L1RCLKB	R18	Bidirectional
PA1 CLK7 BRGO4 TIN4	T19	Bidirectional
PA0 CLK8 $\overline{\text{TOUT4}}$ L1TCLKB	U19	Bidirectional
PB31 $\overline{\text{SPISEL}}$ $\overline{\text{REJECT1}}$	C17	Bidirectional (Optional: Open-drain)
PB30 SPICLK $\overline{\text{RSTR2}}$	C19	Bidirectional (Optional: Open-drain)

Pin Assignments

Table 15-39. Pin Assignments (continued)

Name	Pin Number	Type
PB29 SPIMOSI	E16	Bidirectional (Optional: Open-drain)
PB28 SPIMISO BRGO4	D19	Bidirectional (Optional: Open-drain)
PB27 I2CSDA BRGO1	E19	Bidirectional (Optional: Open-drain)
PB26 I2CSCL BRGO2	F19	Bidirectional (Optional: Open-drain)
PB25 RXADDR3 ² SMTXD1	J16	Bidirectional (Optional: Open-drain)
PB24 TXADDR3 ² SMRXD1	J18	Bidirectional (Optional: Open-drain)
PB23 TXADDR2 ² $\overline{\text{SDACK1}}$ $\overline{\text{SMSYN1}}$	K17	Bidirectional (Optional: Open-drain)
PB22 TXADDR4 ² $\overline{\text{SDACK2}}$ $\overline{\text{SMSYN2}}$	L19	Bidirectional (Optional: Open-drain)
PB21 SMTXD2 L1CLKOB PHSEL1 ¹ TXADDR1 ²	K16	Bidirectional (Optional: Open-drain)
PB20 SMRXD2 L1CLKOA PHSEL0 ¹ TXADDR0 ²	L16	Bidirectional (Optional: Open-drain)
PB19 $\overline{\text{RTS1}}$ L1ST1	N19	Bidirectional (Optional: Open-drain)
PB18 RXADDR4 ² $\overline{\text{RTS2}}$ L1ST2	N17	Bidirectional (Optional: Open-drain)
PB17 $\overline{\text{L1RQb}}$ L1ST3 RTS3 PHREQ1 ¹ RXADDR1 ²	P18	Bidirectional (Optional: Open-drain)

Pin Assignments

Table 15-39. Pin Assignments (continued)

Name	Pin Number	Type
PB16 $\overline{\text{L1RQa}}$ L1ST4 RTS4 PHREQ0 ¹ RXADDR0 ²	N16	Bidirectional (Optional: Open-drain)
PB15 BRGO3 TxClav	R17	Bidirectional
PB14 RXADDR2 ² $\overline{\text{RSTRT1}}$	U18	Bidirectional
PC15 $\overline{\text{DREQ0}}$ RTS1 L1ST1 RxClav	D16	Bidirectional
PC14 $\overline{\text{DREQ1}}$ $\overline{\text{RTS2}}$ L1ST2	D18	Bidirectional
PC13 $\overline{\text{L1RQb}}$ L1ST3 RTS3	E18	Bidirectional
PC12 $\overline{\text{L1RQa}}$ L1ST4 RTS4	F18	Bidirectional
PC11 $\overline{\text{CTS1}}$	J19	Bidirectional
PC10 $\overline{\text{CD1}}$ $\overline{\text{TGATE1}}$	K19	Bidirectional
PC9 $\overline{\text{CTS2}}$	L18	Bidirectional
PC8 $\overline{\text{CD2}}$ $\overline{\text{TGATE2}}$	M18	Bidirectional
PC7 $\overline{\text{CTS3}}$ L1TSYNCB $\overline{\text{SDACK2}}$	M16	Bidirectional
PC6 $\overline{\text{CD3}}$ L1RSYNCB	R19	Bidirectional

Pin Assignments

Table 15-39. Pin Assignments (continued)

Name	Pin Number	Type
PC5 $\overline{\text{CTS4}}$ L1TSYNCA SDACK1	T18	Bidirectional
PC4 $\overline{\text{CD4}}$ L1RSYNCA	T17	Bidirectional
PD15 L1TSYNCA MII-RXD3 UTPB0	U17	Bidirectional
PD14 L1RSYNCA MII-RXD2 UTPB1	V19	Bidirectional
PD13 L1TSYNCA MII-RXD1 UTPB2	V18	Bidirectional
PD12 L1RSYNCA MII-MDC UTPB3	R16	Bidirectional
PD11 RXD3 MII-TXERR $\overline{\text{RXENB}}$	T16	Bidirectional
PD10 TXD3 MII-RXD0 $\overline{\text{TXENB}}$	W18	Bidirectional
PD9 RXD4 MII-TXD0 UTPCLK	V17	Bidirectional
PD8 TXD4 MII-MDC MII-RXCLK	W17	Bidirectional
PD7 $\overline{\text{RTS3}}$ MII-RXERR UTPB4	T15	Bidirectional
PD6 $\overline{\text{RTS4}}$ MII-RXDV UTPB5	V16	Bidirectional

Pin Assignments

Table 15-39. Pin Assignments (continued)


Name	Pin Number	Type
PD5 REJECT2 MII-TXD3 UTPB6	U15	Bidirectional
PD4 REJECT3 MII-TXD2 UTPB7	U16	Bidirectional
PD3 REJECT4 MII-TXD1 SOC	W16	Bidirectional
TMS	G18	Input
TDI DSDI	H17	Input
TCK DSCK	H16	Input
TRST	G19	Input
TDO DSDO	G17	Output
MII_CRS	B7	Input
MII_MDIO	H18	Bidirectional
MII_TXEN	V15	Output
MII_COL	H4	Input
VSSSYN1	V1	PLL analog VDD and GND
VSSSYN	U1	Power
VDDSYN	T1	Power
GND	F6, F7, F8, F9, F10, F11, F12, F13, F14, G6, G7, G8, G9, G10, G11, G12, G13, G14, H6, H7, H8, H9, H10, H11, H12, H13, H14, J6, J7, J8, J9, J10, J11, J12, J13, J14, K6, K7, K8, K9, K10, K11, K12, K13, K14, L6, L7, L8, L9, L10, L11, L12, L13, L14, M6, M7, M8, M9, M10, M11, M12, M13, M14, N6, N7, N8, N9, N10, N11, N12, N13, N14, P6, P7, P8, P9, P10, P11, P12, P13, P14	Power
VDDL	A8, M1, W8, H19, F4, F16, P4, P16, R1	Power
VDDH	E5, E6, E7, E8, E9, E10, E11, E12, E13, E14, E15, F5, F15, G5, G15, H5, H15, J5, J15, K5, K15, L5, L15, M5, M15, N5, N15, P5, P15, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, T14	Power
N/C	D6, D13, D14, U2, V2, T2	No-connect

¹ Classic SAR mode only

² ESAR mode only

15.2 Mechanical Dimensions of the PBGA Package

For more information on the printed circuit board layout of the PBGA package, including thermal via design and suggested pad layout, please refer to *Plastic Ball Grid Array Application Note* (order number: AN1231/D) available from your local Motorola sales office. Figure 15-79 shows the mechanical dimensions of the PBGA package.



Part XVI Document Revision History

Table 16-40 lists significant changes between revisions of this document.

Table 16-40. Document Revision History

Revision	Date	Substantive Changes
0	5/2002	Initial revision
1	11/2002	Added the 5V Tolerant Pins, new package dimensions, and other changes

Mechanical Dimensions of the PBGA Package

Mechanical Dimensions of the PBGA Package

HOW TO REACH US:**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.
SPS, Technical Information Center
3-20-1, Minami-Azabu Minato-ku
Tokyo 106-8573 Japan
81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.
Silicon Harbour Centre, 2 Dai King Street
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

<http://www.motorola.com/semiconductors>

DOCUMENT COMMENTS:

FAX (512) 933-2625
Attn: RISC Applications Engineering

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002

MPC866EC/D