DS07-13706-1E

16-bit Proprietary Microcontroller

F²MC-16LX MB90550A Series

MB90552A/553A/T552A/T553A/F553A/P553A

■ DESCRIPTION

The MB90550A series is a line of general-purpose, high-performance, 16-bit microcontrollers designed for applications which require high-speed real-time processing, such as industrial machines, OA equipment, and process control systems.

While inheriting the AT architecture of the F²MC*-8 family, the instruction set for the MB90550A series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, the MB90550A has an on-chip 32-bit accumulator which enables processing of long-word data.

*: F2MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- Minimum instruction execution time: 62.5 ns (at oscillation of 4 MHz,×four times the PLL clock)
- Maximum memory space 16 Mbytes
- Instruction set optimized for controller applications

Supported data types: Bit, byte, word, and long word


Typical addressing mode: 23 types

Enhanced precision calculation realized by the 32-bit accumulator

Enhanced signed multiplication/division instruction and RETI instruction functions

(Continued)

■ PACKAGES



(Continued)

- Instruction set designed for high level language (C) and multi-task operations Adoption of system stack pointer
 Symmetrical instruction set and barrel shift instructions
- Address match detection function integrated (for two address pointers)
- Faster execution speed : 4-byte queue
- Powerful interrupt functions (Eight priority levels programmable)

External interrupt inputs: 8 channels

• Data transfer functions (Intelligent I/O service) : Up to 16 channels

DTP request inputs: 8 channels

• Embedded ROM size (EPROM, Flash: 128 Kbytes)

Mask ROM: 64 Kbytes/128 Kbytes

• Embedded RAM size (EPROM, Flash: 4 Kbytes)

Mask ROM: 2 Kbytes/4 Kbytes

• General-purpose ports :Up to 83 channels

(Input pull-up resistor settable for : 16 channels

Open drain settable for: 8 channels

I/O open drains : 6 channels)

 A/D converter (RC successive approximation type): 8 channels (Resolution: 8 or 10 bits selectable; Conversion time of 26.3 μs minimum)

- UART: 1 channel
- Extended I/O serial interface : 2 channels
- I2C interface: 2 channels

(Two channels, including one switchable between terminal input and output)

- 16-bit reload timer : 2 channels
- 8/16-bit PPG timer: 3 channels

(8 bits × 2 channels; 16 bits x 1 channel: Mode switching function provided)

- 16-bit I/O timer
 - (Input capture \times 4 channels, output compare \times 4 channels, free run timer \times 1 channel
- Clock monitor function integrated (Delivering the oscillation clock divided by 21 to 28)
- Timebase timer/watchdog timer : 18 bit
- Low power consumption modes (sleep, stop, hardware standby, and CPU intermittent operation modes)
- Package: QFP-100, LQFP-100
- CMOS technology

■ PRODUCT LINEUP

Part number		MB90552A	MB90553A	MB90F553A	MB90P553A	MD00V550A	
Item	Item		IVID9U333A	MIDSOLDONA	WIDSUPSSA	MB90V550A	
Classification		Mask ROM	products	Flash ROM products	ОТР	Evaluation product	
			Mass P	Product		product	
ROM size		64 Kbytes		128 Kbytes		None	
RAM size		2 Kbytes		4 Kbytes		6 Kbytes	
CPU functions		The number of instructions: 340 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine clock of 16 MHz) Interrupt processing time: 1.5 ms (at machine clock of 16 MHz, minimum value)					
Ports		General-purpose I/O ports (CMOS output): 53 General-purpose I/O ports (with pull-up resistor): 16 General-purpose I/O ports (N-channel open-drain output): 6 General-purpose I/O ports (N-channel open-drain function selectable): 8 Total: 83					
UARTO (SCI)		Clock synchronized transmission (62.5 kbps to 2 Mbps) Clock asynchronized transmission (62500 bps to 9615 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection.					
8/10-bit A/D converter		Resolution: 8/10-bit Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels.) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)					
8/16-bit PPG timer		Number of channels: 1 (or 8-bit × 2 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: 62.5 ns to 1 ms (at oscillation of 4 MHz, machine clock of 16 MHz)					
	16-bit free run timer	Number of channel: 1 Overflow interrupts					
16-bit I/O timer	Output compare (OCU)	Pi		mber of channels match signal of	s: 4 compare registe	r	
	Input cap- ture (ICU)	Rewriting a r		mber of channels oon a pin input (r	s: 4 ising, falling, or b	ooth edges)	

(Continued)

Part number	MB90552A	MB90553A	MB90F553A	MB90P553A	MB90V550A	
Item	2000271	20000071			200100071	
DTP/external interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. External interrupt circuit or extended intelligent I/O service (El ² OS) can be used.					
Extended I/O serial interface	Clock synchronized transmission (3125 bps to 1 Mbps) LSB first/MSB first					
I ² C interface	Serial I/O port for supporting Inter IC BUS					
Timebase timer	18-bit counter Interrupt interval: 1.024 ms, 4.096 ms, 16.384 ms, 131.072 ms (at oscillation of 4 MHz)					
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)				58.75 ms	
Process	CMOS					
Power supply voltage for operation*		4.5 V to 5.5 V				

^{*:}Varies with conditions such as the operating frequency. (See section "

ELECTRICAL CHARACTERISTICS")

Assurance for the MB90V550A is given only for operation with a tool at a power voltage of 4.5 V to 5.5 V, an operating temperature of 0 to +25°C, and an operating frequency of 1 MHz to 16 MHz.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90552A	MB90553A	MB90F553A	MB90P553A
FPT-100P-M05	0	0	0	×
FPT-100P-M06	0	0	0	0

○ : Available ×: Not available

Note:For more information about each package, see section "■ PACKAGE DIMENSIONS"

■ DIFFERENCES AMONG PRODUCTS


Memory Size


In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V550A does not have an internal ROM, however, operations equivalent to chips with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the development tool.
- In the MB90V550, images from FF4000H to FFFFFFH are mapped to bank 00, and FE0000H to FF3FFFH to mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90F553A/553A/552A, images from FF4000H to FFFFFFH are mapped to bank 00, and FF0000H to FF3FFFH to bank FF only.

■ PIN ASSIGNMENT

• FPT-100P-M06





■ PIN DESCRIPTION

Pin	no.	D '	0::	-
QFP	LQFP	Pin name	Circuit type	Function
82	80	X0	А	Oscillation pin
83	81	X1	А	Oscillation pin
77	75	RST	В	Reset input pin
52	50	HST	С	Hardware standby input pin
85 to 92	83 to 90	P00 to P07	D (CMOS)	General-purpose I/O port. A pull-up resistor can be added (RD07 to RD00 = 1) by using the pull-up resistor setting register (RDR0). D07 to D00 = 1: Disabled when the port is set for output.
		AD00 to AD07		Serve as lower data I/O/lower address output (AD00 to AD07) pins in the external bus mode.
93 to 100	91 to 98	P10 to P17	D (CMOS)	General-purpose I/O port. A pull-up resistor can be added (RD17 to RD10 = 1) by using the pull-up resistor setting register (RDR1). D17 to D10 = 1: Disabled when the port is set for output.
		AD08 to AD15		Serve as upper data I/O/middle address output (AD08 to AD15) pins in the 16-bit bus-width, external bus mode.
1 to 8	99,100,	P20 to P27	E	General-purpose I/O port. This function is enabled either in single-chip mode or with the xternal address output control register set to "Port".
1 10 8	1 to 6	A16 to A23	(CMOS)	External address bus A16 to A23 output pins. This function is enabled in an external-bus enabled mode with the external address output register set to "Address".
0	7	P30	E	General-purpose I/O port. This function is enabled in single-chip mode.
9	,	ALE	(CMOS)	Address latch enable output pin. This function is enabled in an external-bus enabled mode.
10	8	P31	E	General-purpose I/O port. This function is enabled in single-chip mode.
10	0	RD	(CMOS)	Read strobe output pin for the data bus. This function is enabled in an external-bus enabled mode.
12	10	P32	E	General-purpose I/O port. This function is enabled in single-chip mode.
12	10	WRL	(CMOS)	Write strobe output pin for the lower eight bits of the data bus. This function is enabled in an external-bus enabled mode.
13	11	P33	E	General-purpose I/O port. This function is enabled in single-chip mode.
13	11	WRH	(CMOS)	Write strobe output pin for the upper eight bits of the data bus. This function is enabled in an external-bus enabled mode.


Pin	no.	D '	a : :	Function		
QFP	LQFP	Pin name	Circuit type	Function		
14	12	P34	E	General-purpose I/O port. This function is enabled in single-chip mode		
14	12	HRQ	(CMOS)	Hold request input pin. This function is enabled in an external-bus enabled mode.		
15	13	P35	Е	General-purpose I/O port. This function is enabled in single-chip mode.		
13	13	HAK	(CMOS)	Hold acknowledge output pin. This function is enabled in an external-bus enabled mode.		
16	14	P36	E	General-purpose I/O port. This function is enabled in single-chip mode.		
10	17	RDY	(CMOS)	Ready signal input pin. This function is enabled in an external-bus enabled mode.		
17	P37		E	General-purpose I/O port. This function is enabled in single-chip mode.		
.,,	10	CLK	(CMOS)	CLK output pin. This function is enabled in an external-bus enabled mode.		
18	16	P40	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD40 = 1) depending on the setting of the open-drain control setting register (ODR4). (D40 = 0: Disabled when the port is set for input.)		
		SCK		UART serial clock I/O pin. This function is enabled with the UART clock output enabled.		
19	17	P41	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD41 = 1) depending on the setting of the open-drain control setting register (ODR4). (D41 = 0: Disabled when the port is set for input.)		
		SOT		UART serial data output pin. This function is enabled with the UART serial data output enabled.		
20	18	P42	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD42 = 1) depending on the setting of the open-drain control setting register (ODR4). (D42 = 0: Disabled when the port is set for input.)		
		SIN	(CIVIOS/11)	UART serial data input pin. Since this input is used as required while the UART is operating for input, the output by any other function must be off unless used intentionally.		
21	19	P43	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD43 = 1) depending on the setting of the open-drain control setting register (ODR4). (D43 = 0: Disabled when the port is set for input.)		
		SCK1		Extended I/O serial clock I/O pin. This function is enabled with the extended I/O serial clock output enabled.		


Pin	no.	Din nama	Circuit type	Function			
QFP	LQFP	Pin name	Circuit type				
22	20	P44	F - (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD44 = 1) depending on the setting of the open-drain control setting register (ODR4). (D44 = 0: Disabled when the port is set for input.)			
		SOT1	(ONOG/11)	Extended I/O serial data output pin. This function is enabled with the extended I/O serial data output enabled.			
24	22	P45	F	General-purpose I/O port. Serves as an open-drain output port (OD45 = 1) depending on the setting of the open-drain control setting register (ODR4). (D45 = 0: Disabled when the port is set for input.)			
24	22	SIN1	(CMOS/H)	Extended I/O serial data input pin. Since this input is used as required while the extended I/O serial interface is operating for input, the output by any other function must be off unless used intentionally.			
25	23	P46	F	General-purpose I/O port. Serves as an open-drain output port (OD46 = 1) depending on the setting of the open-drain control setting register (ODR4). (D46 = 0: Disabled when the port is set for input.)			
23	23	ADTG	(CMOS/H)	A/D converter external trigger input pin. Since this input is used as required while the A/D converter is operating for input, the output by any other function must be off unless used intentionally.			
26	24	P47 F (CMOS/H		General-purpose I/O port. Serves as an open-drain output port (OD47 = 1) depending on the setting of the open-drain control setting register (ODR4). D47 = 0: Disabled when the port is set for input.			
		SCK0		Extended I/O serial clock I/O pin. This function is enabled with the extended I/O serial clock output enabled.			
27	25	С	_	Capacitance pin for regulating the power supply. Connect an external ceramic capacitor of about 0.1 μF.			
		P50		N-channel open-drain I/O port.			
28	26	SDA0	G (NchOD/H)	I ² C interface data I/O pin. This function is enabled with the I ² C interface enabled for operation. While the I ² C interface is operating, place the port output in the Hi-Z state (PDR = 1).			
		SOT0		Extended I/O serial data output pin. This function is enabled with the extended I/O serial data output enabled.			


Pin	no.	D:	Oinevit temp	Formation
QFP	LQFP	Pin name Circuit type		Function
		P51		N-channel open-drain I/O port.
29	27	SCL0	G (NchOD/H)	I ² C interface clock I/O pin. This function is enabled with the I ² C interface enabled for operation. While the I ² C interface is operating, place the port output in the Hi-Z state (PDR = 1).
		SIN0	(13.132,117)	Extended I/O serial data input pin. Since this input is used as required while the extended I/O serial interface is operating for input, the output by any other function must be off unless used intentionally.
		P52,P54		N-channel open-drain I/O port.
30,32	28,30	SDA1,SDA2	G (NchOD/H)	I ² C interface data I/O pins. This function is enabled with the I ² C interface enabled for operation. While the I ² C interface is operating, place the port output in the Hi-Z state (PDR = 1).
		P53,P55		N-channel open-drain I/O port.
31,33	29,31	SCL1,SCL2	G (NchOD/H)	I ² C interface clock I/O pins. This function is enabled with the I ² C interface enabled for operation. While the I ² C interface is operating, place the port output in the Hi-Z state (PDR = 1).
38 to 41,	36 to 39,	P60 to P67	Н	General-purpose I/O port.
43 to 46	41 to 44	AN0 to AN7	(CMOS/H)	A/D converter analog input pin. This function is enabled with the analog input enabled.
		P70 to P77		General-purpose I/O port.
47,48, 53 to 58	45,46, 51 to 56	IRQ0 to IRQ7	I (CMOS/H)	External interrupt request input pins. Since this input is used as required while external interrupts remain enabled, the output by any other function must be off unless used intentionally.
		P80,P81		General-purpose I/O port.
59,60	57,58	TINO,TIN1	J (CMOS/H)	Reload timer event input pins. Since this input is used as required while the reload timer is operating for input, the output by any other function must be off unless used intentionally.
64.60	F0 60	P82,P83	J	General-purpose I/O port.
61,62	59,60	TOT0,TOT1	(CMOS/H)	Reload timer output pins.
		P84 to P87		General-purpose I/O port.
63 to 66	61 to 64	IN0 to IN3	J (CMOS/H)	Input capture trigger input pin. Since this input is used as required while the input capture unit is operating for input, the output by any other function must be off unless used intentionally.
67.60	GE GG	P90,P91	J	General-purpose I/O port.
67,68	65,66	OUT0,OUT1	(CMOS/H)	Output compare event output pins.

Pin no.		Pin name	Circuit type	Function		
QFP	LQFP	riii iiaiiie	Circuit type			
		P92 to P97	1	General-purpose I/O port.		
69 to 74	67 to 72	PPG0 to PPG5	(CMOS/H)	PPG output pins. This function is enabled with the PPG output enabled.		
75,76	73,74	PA0,PA1	J	General-purpose I/O port.		
75,76	73,74	OUT2,OUT3	(CMOS/H)	Output compare event output pins.		
78,79	76,77	PA2,PA3	J (CMOS/H)	General-purpose I/O port.		
80	78	PA4	J	General-purpose I/O port.		
80	70	СКОТ	(CMOS/H)	Serves as the CKOT output while the CKOT is operating.		
34	32	AVcc	_	A/D converter power-supply pin.		
35	33	AVRH	_	This is a general purpose I/O port.		
36	34	AVRL	_	A/D converter external reference voltage source pin.		
37	35	AVss	_	A/D converter power-supply pin.		
49 to 50	47 to 48	MD0,MD1	С	Operation mode setting input pins. Connect these pins directly to Vcc or Vss.		
51	49	MD2	К	Operation mode setting input pin. Connect this pin directly to Vcc or Vss. (MB90552A/553A/V550A)		
			С	Operation mode setting input pin. Connect this pin directly to Vcc or Vss. (MB90P553A/F553A)		
23,84	21,82	Vcc	_	Power (5 V) input pin.		
11,42, 81	9,40, 79	Vss	_	Power (0 V) input pin.		

■ I/O CIRCUIT TYPE







■ HANDLING DEVICES

1. Preventing Latchup

CMOS ICs may cause latchup in the following situations:

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

If latchup occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let it occur.


For the same reason, also be careful not to let the analog power-supply voltage exceed the digital power-supply voltage.

2. Connection of Unused Pins

Leaving unused pins open may result in abnormal operations. Clamp the pin level by connecting it to a pull-up or a pull-down $1k\Omega$ or more resistor.

3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




4. Power Supply Pins (Vcc/Vss)

In products with multiple V_{CC} or V_{SS} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level and abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pin near the device.



5. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

6. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply, D/A converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

7. Connection of Unused Pins of A/D Converter

Connect unused pin of A/D converter to AVcc = Vcc, AVss = AVRH = AVRL = Vss.

8. N.C. Pin

The N.C. (internally connected) pin must be opened for use.

9. Notes on Energization

To prevent the internal regulator circuit rom malfunctioning, set the voltage rise time during energization at 50 or more μ s.

10. Initialization

In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers turning on the power again.


11. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.

12. Precautions for Use of 'DIV A, Ri,' and 'DIVW A, Ri' Instructions

The signed multiplication-division instructions 'DIV A, Ri,' and 'DIVW A, RWi' should be used when the corresponding bank registers (DTB, ADB, USB, SSB) are set to value '00h.' If the corresponding bank registers (DTB, ADB, USB, SSB) are set to a value other than '00h,' then the remainder obtained after the execution of the instruction will not be placed in the instruction operand register.

■ BLOCK DIAGRAM



Note: The clock control circuit contains a watchdog timer, time-base timer, and a low power consumption control circuit.

P00 to P07 (8 pins): Input pull-up resistor setting register provided P10 to P17 (8 pins): Input pull-up resistor setting register provided P40 to P47 (8 pins): Open-drain control setting register provided


P50 to P55 (6 pins): N-channel open drain

Ports 0, 1, 2, 3, 4, 6, 7, 8, 9, and A are CMOS level input/output ports.

■ MEMORY MAP


The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 is assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed actually. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFFH.



■ F²MC-16LX CPU PROGRAMMING MODEL

· Dedicated registers



■ I/O MAP

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value		
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXX		
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX		
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX		
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX		
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX		
05н	Port 5 data register	PDR5	R/W	Port 5	111111		
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX		
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX		
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX		
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXX		
ОАн	Port A data register	PDRA	R/W	Port A	xxxxx		
0Вн to 0Fн		(Disa	bled)				
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000		
11н	Port 1 direction register	DDR1	R/W	Port 1	00000000		
12н	Port 2 direction register	DDR2	R/W	Port 2	00000000		
13н	Port 3 direction register	DDR3	R/W	Port 3	00000000		
14 H	Port 4 direction register	DDR4	R/W	Port 4	0000000		
15н		(Disa	bled)				
16н	Port 6 direction register	DDR6	R/W	Port 6	0000000		
17н	Port 7 direction register	DDR7	R/W	Port 7	0000000		
18н	Port 8 direction register	DDR8	R/W	Port 8	0000000		
19н	Port 9 direction register	DDR9	R/W	Port 9	00000000		
1Ан	Port A direction register	DDRA	R/W	Port A	00000		
1Вн	Port 4 output pin register	ODR4	R/W	Port 4	0000000		
1Сн	Port 0 resistor setting register	RDR0	R/W	Port 0	0000000		
1Dн	Port 1 resistor setting register	RDR1	R/W	Port 1	0000000		
1Ен	(Disabled)						
1Гн	Analog input enable register	ADER	R/W	Port 6, A/D converter	11111111		
20н	Serial mode register	SMR	R/W		00000000		
21н	Serial control register	SCR	R/W		00000100		
22н	Serial input data register / serial output data register	SIDR/SODR	R/W	UART	xxxxxxx		
23н	Serial status register	SSR	R/W		00001_00		

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value
24н	Serial mode control status register 0	SMCS0	R/W	F / 1 11/0	0000
25н	Serial mode control status register 0	SINICSU	R/W!	Extended I/O serial interface 0	0000010
26н	Serial data register 0	SDR0	R/W		XXXXXXXX
27н	Clock frequency-divider control register	CDCR	R/W	Communication prescaler	01111
28н	Serial mode control status register 1	SMCS1	R/W	Fortan de d I/O	0000
29н	Serial mode control status register 1	SIVICST	R/W!	Extended I/O serial interface 1	0000010
2Ан	Serial data register 1	SDR1	R/W		XXXXXXXX
2Вн		(Disa	bled)		-
2Сн	I ² C bus status register 0	IBSR0	R	I ² C interface 0	00000000
2Dн	I ² C bus control register 0	IBCR0	R/W		00000000
2Ен	I ² C bus clock select register 0	ICCR0	R/W		0XXXXX
2Fн	I ² C bus address register 0	IADR0	R/W		_ xxxxxxx
30н	I ² C bus data register 0	IDAR0	R/W		XXXXXXXX
31н		(Disa	bled)		-
32н	I ² C bus status register 1	IBSR1	R		00000000
33н	I ² C bus control register 1	IBCR1	R/W		00000000
34н	I ² C bus clock select register 1	ICCR1	R/W	I ² C interface 1	0XXXXX
35н	I ² C bus address register 1	IADR1	R/W	¹² C interface 1	_ XXXXXXX
36н	I ² C bus data register 1	IDAR1	R/W		XXXXXXXX
37н	I ² C bus port select register	ISEL	R/W		0
38н	Interrupt/DTP enable register	ENIR	R/W		00000000
39н	Interrupt/DTP factor register	EIRR	R/W	DTP/externalint	XXXXXXXX
3Ан	Paguage lavel potting register	ELVR	R/W	interrupt	00000000
3Вн	Request level setting register	ELVK	FX/ V V		00000000
3Сн	Control status register	ADCS0	R/W		00000000
3Dн	Control status register	ADCS1	R/W	A/D 00:00:00	00000000
3Ен	Data register	ADCR0	R/W!	A/D convertor	XXXXXXXX
3Fн	Data register	ADCR1	R/W		XXXXXXXX

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value			
40н	Reload register L (ch.0)	PRLL0	R/W		XXXXXXXX			
41н	Reload register H (ch.0)	PRLH0	R/W		XXXXXXX			
42н	Reload register L (ch.1)	PRLL1	R/W		XXXXXXXX			
43н	Reload register H (ch.1)	PRLH1	R/W		XXXXXXXX			
44н	PPG0 operating mode control register	PPGC0	R/W	8/16 bit PPG0/1	0_0001			
45н	PPG1 operating mode control register	PPGC1	R/W		0_00001			
46н	PPG0 and 1 output control register	PPGE1	R/W		0000000			
47н		(Disa	bled)					
48н	Reload register L (ch.2)	PRLL2	R/W	8/16 bit PPG2/3	XXXXXXX			
49н	Reload register H (ch.2)	PRLH2	R/W		XXXXXXXX			
4Ан	Reload register L (ch.3)	PRLL3	R/W		XXXXXXXX			
4Вн	Reload register H (ch.3)	PRLH3	R/W		XXXXXXXX			
4Сн	PPG2 operating mode control register	PPGC2	R/W		0_0001			
4Dн	PPG3 operating mode control register	PPGC3	R/W		0_00001			
4Ен	PPG2 and 3 output control register	PPGE2	R/W		0000000			
4 Fн		(Disa	bled)					
50н	Reload register L (ch.4)	PRLL4	R/W		XXXXXXX			
51н	Reload register H (ch.4)	PRLH4	R/W		XXXXXXX			
52н	Reload register L (ch.5)	PRLL5	R/W		XXXXXXXX			
53н	Reload register H (ch.5)	PRLH5	R/W		XXXXXXX			
54н	PPG4 operating mode control register	PPGC4	R/W	8/16 bit PPG4/5	0_0001			
55н	PPG5 operating mode control register	PPGC5	R/W		0_00001			
56н	PPG4 and 5 output control register	PPGE3	R/W		0000000			
57н	(Disabled)							
58н	Clock output enable register CLKR R/W Clock monitor function							
59н		(Disa	bled)		1			

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value
5Ан	Control status register 0	TMCSR0	R/W		00000000
5Вн	Control status register o	TWCSKU	IX/VV	16 bit	0000
5Сн	16 bit timer register 0/	TMR0/	R/W	reload timer 0	XXXXXXXX
5Dн	16 bit reload register 0	TMRLR0	FX/VV		XXXXXXXX
5 Ен	Control status register 1	TMCCD4	DAM		00000000
5 Fн	Control status register 1	TMCSR1	R/W	16 bit	0000
60н	16 bit timer register 1/	TMR1/	D/M/	reload timer 1	XXXXXXXX
61н	16 bit reload register 1	TMRLR1	R/W		XXXXXXX
62н	Input capture register, channel-0 lower bits	IPCP0	R		xxxxxxx
63н	Input capture register, channel-0 upper bits	IFCFU	K		xxxxxxx
64н	Input capture register, channel-1 lower bits	IPCP1	Б		xxxxxxx
65н	Input capture register, channel-1 upper bits	IPCPT	R		xxxxxxx
66н	Input capture register, channel-2 lower bits	IDCD2	D	16 bit I/O timer	xxxxxxx
67н	Input capture register, channel-2 upper bits	IPCP2	R	Input capture (ch.0 to ch.3)	xxxxxxx
68н	Input capture register, channel-3 lower bits	IPCP3	R		xxxxxxx
69н	Input capture register, channel-3 upper bits	IPCP3	K		xxxxxxx
6Ан	Input capture control status register	ICS01	R/W		00000000
6Вн	Input capture control status register	ICS23	R/W	-	00000000
6Сн	Timer data register, lower bits	TODT	R/W	16 bit	00000000
6Dн	Timer data register, upper bits	TCDT	R/W	I/O timer	00000000
6Ен	Timer control status register	TCCS	R/W	free run timer	0000000
6Fн	ROM mirroring function selection register	ROMM	W	ROM mirroring function	1

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value		
70н	Compare register, channel-0 lower bits	OCCDO	R/W		XXXXXXXX		
71н	Compare register, channel-0 upper bits	OCCP0	K/VV		XXXXXXXX		
72н	Compare register, channel-1 lower bits	OCCP1	R/W		XXXXXXXX		
73н	Compare register, channel-1 upper bits	OCCFT	K/VV		xxxxxxx		
74н	Compare register, channel-2 lower bits	OCCP2	R/W		xxxxxxx		
75н	Compare register, channel-2 upper bits	OCCP2	K/VV	16 bit I/O timer	xxxxxxx		
76н	Compare register, channel-3 lower bits	OCCP3	R/W	output compare (ch.0 to ch.3)	xxxxxxx		
77н	Compare register, channel-3 upper bits	OCCP3	K/VV		xxxxxxx		
78н	Compare control status register, channel-0	OCS0	R/W		000000		
79н	Compare control status register, channel-1	OCS1	R/W		00000		
7Ан	Compare control status register, channel-2	OCS2	R/W		000000		
7Вн	Compare control status register, channel-3	OCS3	R/W		00000		
7Сн to 9Dн		(Disa	bled)				
9Ен	Program address detection control register	PACSR	R/W	Address match detection function	00000000		
9Fн	Delayed interrupt factor generation/cancellation register	DIRR	R/W	Delayed interrupt	0		
А0н	Low-power consumption mode control register	LPMCR	R/W!	Low power consumption control	00011000		
А1н	Clock select register	CKSCR	R/W!	circuit	11111100		
A2н to A4н		(Disabled)					
А5н	Automatic ready function select register	ARSR	W		001100		
А6н	External address output control register	HACR	W	External bus pin control circuit	0000000		
А7н	Bus control signal select register	ECSR	W		0000000_		

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value			
А8н	Watchdog timer control register	WDTC	R/W!	Watchdog timer	XXXXX 1 1 1			
А9н	Timebase timer control register	TBTC	R/W!	Timebase timer	100100			
AAн to ADн	(Disabled)							
АЕн	Flash control status register	FMCS	R/W	Flash interface circuit	000000			
АГн		(Disa	bled)					
В0н	Interrupt control register 00	ICR00	R/W!		00000111			
В1н	Interrupt control register 01	ICR01	R/W!		00000111			
В2н	Interrupt control register 02	ICR02	R/W!		00000111			
ВЗн	Interrupt control register 03	ICR03	R/W!		00000111			
В4н	Interrupt control register 04	ICR04	R/W!		00000111			
В5н	Interrupt control register 05	ICR05	R/W!		00000111			
В6н	Interrupt control register 06	ICR06	R/W!		00000111			
В7н	Interrupt control register 07	ICR07	R/W!		00000111			
В8н	Interrupt control register 08	ICR08	R/W!	Interrupt controller	00000111			
В9н	Interrupt control register 09	ICR09	R/W!		00000111			
ВАн	Interrupt control register 10	ICR10	R/W!		00000111			
ВВн	Interrupt control register 11	ICR11	R/W!		00000111			
ВСн	Interrupt control register 12	ICR12	R/W!		00000111			
ВОн	Interrupt control register 13	ICR13	R/W!		00000111			
ВЕн	Interrupt control register 14	ICR14	R/W!		00000111			
ВГн	Interrupt control register 15	ICR15	R/W!		00000111			
C0н to FFн	to (External area)							
100н to #н	(RAM area)							
#н to 1FEFн		(Reserve	ed area)					

(Continued)

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value		
1FF0⊦	Program address detection register 0		R/W		xxxxxxx		
1FF1н	Program address detection register 1	PADR0	R/W		xxxxxxx		
1FF2н	Program address detection register 2		R/W	Address match	xxxxxxx		
1FF3н	Program address detection register 3		R/W	detection function	xxxxxxx		
1FF4н	Program address detection register 4	PADR1	R/W		xxxxxxx		
1FF5⊦	Program address detection register 5		R/W		xxxxxxx		
1FF6н to 1FFFн	(Reserved area)						

- Initial value representations
 - 0: Initial value of 0
 - 1: Initial value of 1
 - X: Initial value undefined
 - -: Initial value undefined (none)
- Addresses that follow 00FFH are a reserved area.
- The boundary #H between the RAM and reserved areas is different depending on each product.

Note: For writable bits, the initial value column contains the initial value to which the bit is initialized at a reset.

Notice that it is not the value read from the bit.

The LPMCR, CKSCR, and WDTC registers may be initialized or not at a reset, depending on the type of the reset. Their initial values in the above list are those to which the registers are initialized, of course.

"R/W!" in the access column indicates that the register contains read-only or write-only bits.

If a read-modify-write instruction (such as a bit setting instruction) is used to access a register marked "R/W!" "R/W*", or "W" in the access column, the bit focused on by the instruction is set to the desired value but a malfunction occurs if the other bits contains a write-only bit. Do not use such instructions to access those registers.

■ INTERRUPT FACTORS

INTERRUPT VECTORS, INTERRUPT CONTROL REGISTERS

Interrupt source	El ² OS	Interrup	t vectors	Interrupt co	ntrol registers
interrupt source	support	Number	Address	ICR	Address
Reset	×	# 08	FFFFDCH	_	_
INT9 instruction	×	# 09	FFFFD8 _H	_	_
Exception	×	# 10	FFFFD4 _H	_	_
A/D converter	0	# 11	FFFFD0 _H	ICR00	0000В0н
Timebase timer	×	# 12	FFFFCCH	ICKUU	ООООВОН
DTP0 (external interrupt 0)	0	# 13	FFFFC8 _H	ICR01	0000В1н
DTP4/5 (external interrupt 4/5)	0	# 14	FFFFC4 _H	ICIOI	0000B1H
DTP1 (external interrupt 1)	0	# 15	FFFFC0 _H	ICR02	0000В2н
8/16-bit PPG timer0 counter borrow	×	# 16	FFFFBCH	ICKUZ	0000В2н
DTP2 (external interrupt 2)	0	# 17	FFFFB8 _H	ICR03	000000
8/16-bit PPG timer 1 counter borrow	×	# 18	FFFFB4 _H	ICRUS	0000ВЗн
DTP3 (external interrupt 3)	0	# 19	FFFFB0 _H	ICB04	0000В4н
8/16-bit PPG timer 2 counter borrow	×	# 20	FFFFACH	- ICR04	0000B4H
Extended I/O serial interface 0	0	# 21	FFFFA8 _H	ICR05	0000005
8/16-bit PPG timer 3 counter borrow	×	# 22	FFFFA4 _H	ICRUS	0000В5н
Extended I/O serial interface 1	0	# 23	FFFFA0 _H	ICR06	0000В6н
16-bit free-run timer (I/O timer) overflow	0	# 24	FFFF9C _H	ICKUO	
16-bit re-load timer 0	0	# 25	FFFF98⊦	ICR07	0000P7
DTP6/7 (external interrupt 6/7)	0	# 26	FFFF94 _H	ICKU7	0000В7н
16-bit re-load timer 1	0	# 27	FFFF90⊦	ICR08	0000В8н
8/16-bit PPG timer 4/5 counter borrow	×	# 28	FFFF8C _H	ICKUO	ООООВОН
Input capture (ch.0) include (I/O timer)	0	# 29	FFFF88⊦	ICR09	0000В9н
Input capture (ch.1) include (I/O timer)	0	# 30	FFFF84 _H	ICKU9	ООООБЭН
Input capture (ch.2) include (I/O timer)	0	# 31	FFFF80 _H	ICR10	0000ВАн
Input capture (ch.3) include (I/O timer)	0	# 32	FFFF7C _H	ICKIU	UUUUDAH
Output compare (ch.0) match (Output timer)	0	#33	FFFF78⊦	ICR11	0000ВВн
Output compare (ch.1) match (Output timer)	0	# 34	FFFF74 _H	ICKII	ООООВЬН
Output compare (ch.2) match (Output timer)	0	# 35	FFFF70 _H	ICR12	0000ВСн
Output compare (ch.3) match (Output timer)	0	# 36	FFFF6C _H	ICKIZ	ООООВСН
UART0 transmission complete	0	# 37	FFFF68⊦	ICR13	0000ВДн
I ² C interface 0	×	# 38	FFFF64 _H	IONIS	UUUUDDH
UART0 reception complete	0	# 39	FFFF60 _H	ICD44	000000
I ² C interface 1	×	# 40	FFFF5C _H	ICR14	0000ВЕн
Flash memory status	×	# 41	FFFF58⊦	ICD45	000000
Delayed interrupt generation module	×	# 42	FFFF54 _H	ICR15	0000ВFн

^{○ :} The interrupt request flag is cleared by the El²OS interrupt clear signal.

 $[\]times\,\,$: The interrupt request flag is not cleared by the El2OS interrupt clear signal.

^{© :} The interrupt request flag is cleared by the El²OS interrupt clear signal. The stop request is available.

Note: On using the El²OS Function with Extended I/O Serial Interface 2

If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the El²OS interrupt clear signal. When the El²OS function is used for one of the two interrupt sources, therefore, the other interrupt function cannot be used. Set the interrupt request enable bit for the relevant resource to 0 for software polling processing.

Interrupt source	Interrupt No.	Interrupt control register	Resource interrupt request
Extended I/O serial interface 1	# 23		Enabled
16-bit free-run timer (I/O timer) overflow	# 24	ICR06	Disabled

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Doromotor	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Onn	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ AVcc *1
Fower supply voltage	AVRH	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVRH ≥ AVRL
	AVRL	Vss - 0.3	Vss + 6.0	V	AVCC ZAVNII ZAVNL
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current*2	lol1	_	10	mA	Other than P20 to P27
L level maximum output current 2	lol2	_	20	mA	P20 to P27
"L" level average output current	OLAV1	_	4	mA	Other than P20 to P27
L level average output current	lolav2	_	12	mA	P20 to P27
"L" level total maximum output current	∑lo∟	_	150	mA	
"L" level total average output current	\sum lolav	_	80	mA	*5
"H" level maximum output current	І он* 2	_	-15	mA	
"H" level average output current	Іонау*3	_	-4	mA	*5
"H" level total maximum output current	∑Іон	_	-100	mA	
"H" level total average output current	\sum Iohav*4	_	-50	mA	*5
Power consumption	P□	_	500	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Тѕтс	-55	+150	°C	

^{*1 :} Be careful not to let AVcc exceed Vcc, for example, when the power supply is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} The maximum output current is a peak value for a corresponding pin.

^{*3 :} Average output current is an average current value observed for a 100 ms period for a corresponding pin.

^{*4 :} Total average current is an average current value observed for a 100 ms period for all corresponding pins.

^{*5 :} Average output current = operating current × operating efficiency


2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Davamatar	Cumbal	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	4.5	5.5	V	Normal operation (MB90F553A, MB90P553A, MB90V550A)
Power supply voltage	AVcc	3.5	5.5	V	Normal operation (MB90553A, MB90552A)
		3.5	5.5	V	Retains status at the time of operation stop
	ViH	0.7Vcc	Vcc+0.3	V	CMOS input pin*1
"H" level input voltage	Vihs	0.8Vcc	Vcc+0.3	V	CMOS hysteresys input pin*2
	Vінм	Vcc - 0.3	Vcc+0.3	V	MD pin input*3
	VIL	Vss - 0.3	0.3Vcc	V	CMOS input pin*1
"L" level input voltage	VILS	Vss - 0.3	0.2Vcc	V	CMOS hysteresys input pin*2
	VILM	Vss - 0.3	Vss+0.3	V	MD pin input*3
Smoothing capacitor*4	Cs	0.1	1.0	μF	*5
Operating temperature	Та	-40	+85	°C	

^{*1:} P00 to P07, P10 to P17, P20 to P27, P30 to P37

^{*5 :} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2 :} X0, HST, RST, P40 to P47, P50 to P55, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA4

^{*3:} MD0, MD1, MD2

^{*4 :} For connecting smoothing capacitor Cs, see the diagram below:

3. DC Characteristics

(Vcc = 5.0 V \pm 10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

Damamatan	Comple of	D:	,	1 = 1070, 1	Value	0.0 1, 17		D = ==================================
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
Open-drain output pin voltage	VD	P50 to P55	_	Vss - 0.3	_	Vss + 6.0	٧	
"H" level out- put voltage	Vон	Other than P50 to P55	$V_{CC} = 4.5V,$ $I_{OH} = -4.0 \text{mA}$	Vcc - 0.5	_	_	V	
"L" level output voltage 1	V _{OL1}	Other than P20 to P27	Vcc = 4.5V, loL = 4.0mA	_	_	0.4	V	
"L" level output voltage 2	V _{OL2}	P20 to P27	Vcc = 4.5V, loL = 12.0mA	_	_	0.4	V	
Input leakage current	lι∟	All output pins	Vcc = 5.5V, Vss < Vı < Vcc	-5	_	5	μΑ	
				_	30	40	mA	MB90V550A
			Internal operation	_	80	110	mA	MB90P553A
			at 16 MHz Vcc = 5.5 V	_	60	90	mA	MB90F553A
	Icc		Normal operation	_	30	40	mA	MB90553A
				_	25	35	mA	MB90552A
			When data writ- ten in flash mode	_	100	150	mA	MB90F553A
Power				_	7	10	mA	MB90V550A
supply cur-		Vcc	Internal operation	_	25	30	mA	MB90P553A
rent*	Iccs		at 16 MHz Vcc = 5.5 V	_	10	20	mΑ	MB90F553A
			In sleep mode	_	7	10	mA	MB90553A
				_	7	10	mA	MB90552A
				_	5	20	μΑ	MB90V550A
			Vcc = 5.5V,	_	0.1	10	μΑ	MB90P553A
	Іссн		$T_A = +25^{\circ}C$	_	5	20	μΑ	MB90F553A
			In stop mode	_	5	20	μΑ	MB90553A
				_	5	20	μΑ	MB90552A
Input capacitance	Cin	Other than AVcc, AVss, C, Vcc and Vss	_	_	10	_	pF	
Open-drain output leakage current	lleak	P50 to P55	_	_	0.1	5	μА	
Pull-up	Rup	P00 to P07 and P10 to	_	25	50	100	kΩ	Other than MB90V550A
resistance		P17 (In pull-up setting), RST		20	40	100	kΩ	MB90V550A

^{*:} The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.


4. AC Characteristics


(1) Clock Timing


 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

		(,		0 V, TR = 10 0 to 100 0)	
Parameter	Symbol	Pin name		Value		Unit	Unit
Parameter	Syllibol	Finitianie	Min.	Тур.	Max.	Oilit	Oille
Oscillation clock frequency	F c	X0, X1	3	_	16	MHz	
Oscillation clock cycle time	t c	X0, X1	62.5	_	333	ns	
Frequency fluctuation rate locked*	Δf	_	_		5	%	
Input clock pulse width	Pwh PwL	X0	10	_	_	ns	Recommended duty ratio of 40% to 60%
Input clock rising/falling time	tcr, tcf	X0	_	_	5	ns	External clock operation
Internal operating clock	Fcp		8.0	_	16	MHz	PLL operation
frequency	ГСР	_	1.5	_	16	MHz	When PLL is not used
Internal operating clock	ton		62.5	_	125	ns	PLL operation
cycle time	t cp	_	62.5	_	666	ns	When PLL is not used


^{* :}The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.








The AC ratings are measured for the following measurement reference voltages



(2) Clock Output Timing

(Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)


Parameter	Symbol Pin name		Va	lue	Unit	Remarks
Parameter	Syllibol	Finitianie	Min.	Max.	Oilit	Kemarks
Cycle time	t cyc	CLK	t cp	_	ns	
$CLK \uparrow \to CLK \downarrow time$	t chcL	OLIX	tcp/2 - 20	tcp/2+20	ns	



(3) Reset, Hardware Standby Input Timing

(Vcc = 5.0 V $\pm 10\%$, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)


Parameter	Symbol Pin name		Va	lue	Unit	Remarks
Parameter	Syllibol	Fili liaille	Min.	Max.	Onit	Remarks
Reset input time	t RSTL	RST	16 tcp	_	ns	
Hardware standby input time	t HSTL	HST	16 tcp		ns	



(4) Specification for Power-on Reset

(Vcc = 5.0 V \pm 10 %, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)


Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
Farameter	Syllibol	riii iiaiiie	Min.	Max.	Oille	
Power supply rising time	t R		0.066	30	ms	
Power-supply start voltage	Voff	Vcc	_	0.2	V	
Power-supply end voltage	Von	VCC	3.5	_	V	
Power supply cut-off time	toff		4	_	ms	Due to repeated operations



(5) Bus Read Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)


Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
Farameter	Symbol	Fill Hame	Min.	Max.	Ollit	Remarks
ALE pulse width	t LHLL	ALE	$t_{CP}/2 - 20$		ns	
Effective address $ ightarrow$ ALE \downarrow time	t avll	ALE, A23 to A16, AD15 to AD00	tcp/2 - 20		ns	
ALE \downarrow \rightarrow address effective time	t llax	ALE, AD15 to AD00	tcp/2 - 15	_	ns	
Effective address $ ightarrow \overline{RD} \downarrow time$	tavrl	A23 to A16, AD15 to AD00, RD	tcp - 15	_	ns	
$\begin{array}{c} \text{Effective address} \rightarrow \text{valid data} \\ \text{input} \end{array}$	t avdv	A23 to A16, AD15 to AD00	_	5 tcp/2 - 60	ns	
RD pulse width	t rlrh	RD	3 tcp/2 - 20		ns	
$\overline{RD} \downarrow \to valid$ data input	t rldv	RD, AD1 to AD00	_	3 tcp/2 - 60	ns	
$\overline{RD} \uparrow o data$ hold time	t RHDX	RD, AD15 to AD00	0	_	ns	
$\overline{RD} \uparrow \to ALE \uparrow time$	t RHLH	RD, ALE	tcp/2 - 15	_	ns	
$\overline{RD} \uparrow \to address$ effective time	t RHAX	ALE, A23 to A16	tcp/2 - 10	_	ns	
Effective address → CLK ↑ time	t avch	A23 to A16, AD15 to AD00, CLK	tcp/2 - 20	_	ns	
$\overline{RD} \downarrow \to CLK \uparrow time$	t RLCH	RD, CLK	tcp/2 - 20	_	ns	
$ALE \downarrow \to \overline{RD} \ \downarrow time$	t llrl	ALE, RD	tcp/2 - 15		ns	_



(6) Bus Write Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
raiailletei	Syllibol	riii iiaiiie	Min.	Max.	Offic	Remarks
Effective address $ ightarrow \overline{WR} \downarrow$ time	tavwl	A23 to A16, AD15 to AD00, WRH, WRL	tcp - 15	_	ns	
WR pulse width	twlwh	WRH, WRL	3 tcp/2 - 20	_	ns	
valid data output $\to \overline{WR} \uparrow$ time	t dvwh	AD15 to AD00, WRH, WRL	3 tcp/2 - 20	_	ns	
$\overline{ m WR} \uparrow ightarrow$ data hold time	twhox	AD15 to AD00, WRH, WRL	20	_	ns	Multiplex mode
$\overline{ m WR} \uparrow ightarrow$ address effective time	twhax	A23 to A16, WRH, WRL	tcp/2 - 10	_	ns	
$\overline{WR} \uparrow \to ALE \uparrow time$	twhlh	WRH, WRL, ALE	tcp/2 - 15	_	ns	
$\overline{WR} \downarrow \to CLK \uparrow time$	twlch	WRH, WRL, CLK	tcp/2 - 20	_	ns	




(7) Ready Input Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, $T_A = -40$ °C to +85 °C)

Parameter	Symbol	Pin name	Val	ue	Unit	Remarks	
raiailletei	Symbol	Fill Hallie	Min.	Max.	Oilit	I/Gillal K5	
RDY setup time	t RYHS	RDY	45	_	ns		
RDY hold time	t RYHH	CLK	0	_	ns		

Note: Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.




(8) Hold Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V,
$$T_A = -40$$
 °C to +85 °C)

Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
raiametei	Syllibol	Fili liaille	Min.	Max.	Onit	Nemarks
Pins in floating status $\rightarrow \overline{\text{HAK}} \downarrow \text{time}$	txhal	HAK	30	t cp	ns	
$\overline{HAK} \uparrow \to pin \ valid \ time$	t hahv	TIAN	t CP	2 tcp	ns	

Note: More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.




(9) UART, Extended I/O Sirial 0, 1 Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 ^{\circ}C to +85 ^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Va	ue	Unit	Remarks
Farameter	Syllibol	Fill Hallie	Condition	Min.	Max.	Onne	Remarks
Serial clock cycle time	tscyc	SCK0 to SCK2		8 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLOV	SCK0 to SCK2, SOT0 to SOT2	Internal shift clock mode	-80	80	ns	
Valid SIN \rightarrow SCK \uparrow	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	C _L = 80 pF + 1 TTL for an out-	100		ns	
$SCK \uparrow \rightarrow valid SIN hold time$	t sнıx	SCK0 to SCK2, SIN0 to SIN2	put pin	t CP	_	ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK2		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK2	External shift clock	4 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	tsLov	SCK0 to SCK2, SOT0 to SOT2	mode C _L = 80 pF	_	150	ns	
Valid SIN → SCK \uparrow	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	+ 1 TTL for an output pin	60	_	ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	t shix	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

Notes: • These are AC ratings in the CLK synchronous mode.


• CL is the load capacitance value connected to pins while testing.



(10) Timer Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
raiailletei	Symbol	i iii iiaiiie	Min.	Max.	Oiiit	Remarks
Input pulse width	t тіwн t тіwL	TIN0, TIN1 IN0 to IN3	4 tcp	_	ns	



(11) Timer Output Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V,
$$T_A = -40$$
 °C to +85 °C)


Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
Farameter	Syllibol	Fiii iiaiiie	Min.	Max.	Oilit	Nemarks
$CLK \uparrow \to T_{OUT} \text{ transition time}$	t то	TOT0,TOT1,OUT0, OUT1,PPG0 to PPG5	30	_	ns	



(12) Trigger Input Timing

$$(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$$

Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
Farameter	Symbol Pin name		Min.	Max.	Oilit	iveillai ks
Input pulse width	t TRGL	IRQ0 to IRQ7	5 t cp	_	ns	




(13) I²C Interface

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, TA = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Fili lialile	Min.	Max.	Ollic	Kemarks	
Internal clock cycle time	t cp	_	62.5	666	ns	All products	
Start condition output	t stao		$tcP \times m \times n/2 - 20$	$tcP \times m \times n/2 + 20$	ns		
Stop condition output	t stoo	SDA0 to SDA2 SCL0 toSCL2	tcp (m × n/2 + 4) - 20	$t_{CP} (m \times n/2 + 4) + 20$	ns	Only as master	
Start condition detection	t stai	3CL0 103CL2	3 tcp + 40	_	ns	Only as alove	
Stop condition detection	t stoi		3 tcp + 40	_	ns	Only as slave	
SCL output "L" width	t Lowo		$t_{CP} \times m \times n/2 - 20$	$t_{\text{CP}} \times m \times n/2 + 20$	ns		
SCL output "H" width	t HIGHO	SCL0 to SCL2	tcp (m × n/2 + 4) - 20	$t_{CP} (m \times n/2 + 4) + 20$	ns	Only as master	
SDA output delay time	t DOO	SDA0 to SDA2	2 tcp - 20	2 tcp + 20	ns		
Setup after SDA output interrupt period	toosuo	SCL0 to SCL2	4 tcp - 20	_	ns		
SCL input "L" width	t LOWI	SCL0 to SCL2	3 tcp + 40	_	ns		
SCL input "H" width	t HIGHI	30L0 10 30L2	tcp + 40	_	ns		
SDA input setup time	t sui	SDA0 to SDA2	40	_	ns		
SDA input hold time	t HOI	SCL0 to SCL2	0		ns		

Notes: • "m" and "n" in the above table represent the values of shift clock frequency setting bits (CS4 to CS0) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.

- toosuo represents the minimum value when the interrupt period is equal to or greater than the SCL "L" width.
- The SDA and SCL output values indicate that that rise time is 0 ns.



5. A/D Converter

(1) Electrical Characteristics

 $(4.5 \text{ V} \le \text{AVRH} - \text{AVRL}, \text{Vcc} = \text{AVcc} = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$

Davamatas	Cumbal	Din nome		Value		l lm!4	Domonto
Parameter	Symbol	Pin name	Min.	Тур.	Max.	Unit	Remarks
Resolution	_	_	_	10	_	bit	
Total error	_	_	_	_	±5.0	LSB	
Non-linear error	_	_	_	_	±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL- 3.5LSB	AVRL+ 0.5LSB	AVRL+ 4.5LSB	V	1LSB= (AVRH-AVRL)
Full-scale transition voltage	V _{FST}	AN0 to AN7	AVRH- 6.5LSB	AVRH- 1.5LSB	AVRH+ 1.5LSB	V	/1024
Sampling period	t smp		64	_	4096	t CP	
Compare time	t CMP	_	22	_	_	μs	*1
A/D Conversion time	tcnv	_	26.3	_	_	μs	*2
Analog port input current	Iain	AN0 to AN7	_	_	10	μΑ	
Analog input voltage	Vain	AN0 to AN7	AVRL	_	AVRH	V	
Reference voltage	_	AVRH	AVRL	_	AVcc	V	
Therefore voltage	_	AVRL	0	_	AVRH	V	
Power supply current	lΑ	AVcc	_	3.5	7.0	mA	
Trower Supply Current	Іан	A V CC	_	_	5	μΑ	*3
Reference voltage	IR	AVRH	_	300	500	μΑ	
supply current	I RH	AVKU	_	_	5	μΑ	*3
Offset between channels	_	AN0 to AN7	_	_	4	LSB	


^{*1:} When Fcp = 8 MHz, tcmp = $176 \times \text{tcp}$. When Fcp = 16 MHz, tcmp = $352 \times \text{tcp}$.

Notes: • The error becomes larger relatively as |AVRH-AVRL| becomes smaller.

- Use the output impedance rs of the external circuit for analog input under the following condition: External circuit output impedance rs = 10 k Ω max.
- If the output impedance of the external circuit is too high, the analog voltage sampling time may be insufficient.
- If you insert a DC-blocking capacitor between the external circuit and the input pin, select the capacitance about several thousands times the sampling capacitance CsH in the chip to suppress the effect of capacity potential division with CsH.


^{*2:}Equivalent to the time for conversion per channel if " $t_{SMP} = 64 \times t_{CP}$ " or " $t_{CMP} = 352 \times t_{CP}$ " is selected when $F_{CP} = 16$ MHz.

^{*3:}Specifies the power-supply current (Vcc = AVcc = AVRH = 5.0 V) when the A/D converter is inactive and the CPU has been stopped.




(2) Definitions of Terms

- Resolution: Analog transition identifiable by the A/D converter.
 Analog voltage can be divided into 1024 (2¹⁰) components at 10-bit resolution.
- Total error: Difference between actual and logical values. This error is the sum of an offset error, gain error, non-linearity error, and an error caused by noise.
- Linearity error: Deviation of the straight line drawn between the zero transition point (00 0000 0000 <-> 00 0000 0001) and the full-scale transition point (11 1111 1110 <-> 11 1111 1111) of the device from actual conversion characteristics
- Differential linearity error: Deviation from the ideal input voltage required to shift output code by one LSB




■ EXAMPLE CHARACTERISTICS


1. "L" level output voltage




2. "H" level output voltage



3. "H" level input voltage / "L" level input voltage (CMOS input)



4. "H" level input voltage / "L" level input voltage (CMOS hysteresis input)



5. Power supply current

(Fcp = internal operating clock frequency)





• Measurement conditions : External clock mode, ROM read loop operation,


without resource operation, Typ. sample,

internal operating frequency = 4MHz (external rectangular wave


clock at 8MHz), $T_A = 25$ °C







6. Pull-up resistance



■ INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

Item	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z: Transfers "0". X: Extends with a sign before transferring. -: Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00H to AH. X : Transfers 00H or FFH to AH by signing and extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	_ : No change.
N -	S : Set by execution of instruction.
Z	R: Reset by execution of instruction.
V C	
RMW	Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) *: Instruction is a read-modify-write instruction. -: Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

• Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

Table 2 Explanation of Symbols in Tables of Instructions

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte: Lower 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code		Notation	1	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	_
08 09 0A 0B	@R @R @R	W1 W2		Register indirect	0
0C 0D 0E 0F	@R @R	W0 + W1 + W2 + W3 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@ R @ R @ R @ R @ R	W0 + dis W1 + dis W2 + dis W3 + dis W4 + dis W5 + dis W6 + dis W7 + dis	p8 p8 p8 p8 p8 p8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16			Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@R	W0 + RW W1 + RW C + disp1 r16	<i>1</i> 7	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Table 4 Number of Execution Cycles for Each Type of Addressing

		(a)	Number of register accesses
Code	Operand	Number of execution cycles for each type of addressing	Number of register accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5 Compensation Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b)	byte	(c) v	vord	(d) long			
Operand	Cycles	Access	Cycles	Access	Cycles	Access		
Internal register	+0	1	+0	1	+0	2		
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4		
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4		
External data bus (8 bits)	+1	1	+4	2	+8	4		

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

Table 7 Transfer Instructions (Byte) [41 Instructions]

N	Inemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
MOV	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Z	*	_	_	_	*	*	_	_	_
MOV	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Ζ	*	_	_	—	*	*	_	_	_
MOV	A, Ri	1	2	1	0	byte (A) \leftarrow (Ri)	Ζ	*	_	_	l —	*	*	 	_	_
MOV	A, ear	2	2	1	0	byte (A) ← (ear)	Ζ	*	_	_	l —	*	*	_	_	_
MOV	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Ζ	*	_	_	l —	*	*	_	_	_
MOV	A, io	2	3	0	(b)	byte (A) \leftarrow (io)	Ζ	*	_	_	l _	*	*	_	_	_
MOV	A, #imm8	2	2	0	0	byte (A) ← imm8	Z	*	_	_	l _	*	*	_	_	_
MOV	A, @A	2	3	Ö	(b)	byte (A) \leftarrow ((A))	Z	_	_	_	l _	*	*	l _	_	_
MOV	A, @RLi+disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi)+disp8)	Z	*	_	_	_	*	*	_	_	_
MOVN	A, #imm4	1	1	0	0	byte (A) \leftarrow imm4	Z	*	_	_	l _	R	*	_	_	_
IVICVIN	Α, #!!!!!!4	'	Į.	U		byte $(A) \leftarrow 1111114$	_		_	_		'\				
MOVX	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Χ	*	_	_	l —	*	*	—	_	_
MOVX	A, Ri	2	2	1	O	byte (A) \leftarrow (Ri)	Χ	*	_	_	 	*	*	_	_	_
MOVX	A, ear	2	2	1	0	byte (A) ← (ear)	Χ	*	_	_	l —	*	*	_	_	_
MOVX	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Χ	*	_	_	l —	*	*	_	_	_
MOVX	A, io	2	3	0	(b)	byte (A) \leftarrow (io)	Χ	*	_	_	l _	*	*	_	_	_
MOVX	A, #imm8	2	2	Ō	0	byte (A) ← imm8	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, @A	2	3	Ö	(b)	byte (A) \leftarrow ((A))	X	_	_	_	l _	*	*	_	_	_
MOVX	A,@RWi+disp8	2	5	1	(b)	byte (A) \leftarrow ((RWi)+disp8)	X	*	_	_	_	*	*	_	_	_
MOVX	A, @RLi+disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi)+disp8)	X	*	_	_	_	*	*	_	_	_
WOVX	A, @REITuispo		10	2	(5)	byte (/ty < ((ITEI) Taispo)										
MOV	dir, A	2	3	0	(b)	byte (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	addr16, A	3	4	0	(b)	byte (addr16) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, A	1	2	1	0	byte (Ri) \leftarrow (A)	_	_	_	_	—	*	*	_	_	_
MOV	ear, A	2	2	1	0	byte (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	eam, A	2+	3+ (a)	0	(b)	byte (eam) ← (A)	_	_	_	_	—	*	*	—	_	_
MOV	io, A	2	3	0	(b)	byte (io) \leftarrow (A)	_	_	_	_	_	*	*	 	_	_
MOV	@RLi+disp8, A	3	10	2	(b)	byte ((RLi) +disp8) \leftarrow (A)	_	_	_	_	l —	*	*	_	_	_
MOV	Ri, ear	2	3	2) O	byte (Ri) ← (ear)	_	_	_	_	l —	*	*	_	_	_
MOV	Ri, eam	2+	4+ (a)	1	(b)	byte (Ri) ← (eam)	_	_	_	_	l —	*	*	_	_	_
MOV	ear, Ri	2	4	2	O´	byte (ear) ← (Ri)	_	_	_	_	l _	*	*	_	_	_
MOV	eam, Ri	2+	5+ (a)	1	(b)	byte (eam) ← (Ri)	_	_	_	_	l —	*	*	_	_	_
MOV	Ri, #imm8	2	2	1	0	byte (Ri) ← imm8	_	_	_	_	l _	*	*	_	_	_
MOV	io, #imm8	3	5	0	(b)	byte (io) ← imm8	_	_	_	_	l _	_	_	_	_	_
MOV	dir, #imm8	3	5	0	(b)	byte (dir) ← imm8	_	_	_	_	_	l _	_	l _	_	_
MOV	ear, #imm8	3	2	1	0	byte (ear) ← imm8	_	_	_	_	l _	*	*	_	_	_
MOV	ean, #imm8	3+	4+ (a)	0	(b)	byte (ean) ← imm8	_			_		_	_	_	_	
MOV	@AL, AH	JT	- ⊤ (a)	J	(5)		_	_	_	_	_		_		_	-
		2	3	0	(h)	byto ((A)) ((AL)						*	*	l _		
/MOV	@A, T	_	3	0	(b)	byte $((A)) \leftarrow (AH)$	_	_	_	_	_			_	_	
XCH	A, ear	2	4	2	0	byte (A) \leftrightarrow (ear)	Z	_	_	_	_	_	_	_	_	_
XCH	A, eam	2+	5+ (a)	0	2× (b)	byte $(A) \leftrightarrow (eam)$	Ζ	_	_	_	-	—	_	—	_	-
XCH	Ri, ear	2	7 ′	4	o`´	byte (Rí) ↔ (ear)	_	_	_	_	_	_	_	_	_	_
XCH	Ri, eam	2+	9+ (a)	2	2× (b)	byte (Ri) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_
	., ==		- (~)	_	_ (~)	J = () (=====)										

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOVW A, dir	2	3	0	(c)	word (A) \leftarrow (dir)	_	*	_	_	_	*	*	_	_	_
MOVW A, addr16	3	4	0	(c)	word (A) \leftarrow (addr16)	-	*	_	_	_	*	*	_	_	-
MOVW A, SP	1	1	0	0	word (A) \leftarrow (SP)	_	*	_	_	_	*	*	_	_	_
MOVW A, RWi	1	2	1	0	word (A) \leftarrow (RWi)	-	*	_	_	-	*	*	-	-	_
MOVW A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	*		_	_	*	*	_	-	_
MOVW A, eam	2+	3+ (a)	0	(c)	word (A) \leftarrow (eam)	_	*	_	_	_	*	*	_	_	_
MOVW A, io MOVW A, @A	2	3	0	(c)	word (A) \leftarrow (io) word (A) \leftarrow ((A))	_		_	_	_	*	*	_	_	_
MOVW A, WA	3	2	0	(c)	word (A) \leftarrow ((A)) word (A) \leftarrow imm16	_	*	_	_		*	*	_	_	_
MOVW A, #IIIII110	2	5	1	(c)	word (A) \leftarrow ((RWi) +disp8)	_	*	_	_	_	*	*	_		
MOVW A, @RUI+disp8	3	10	2	(c)	word (A) \leftarrow ((RLi) +disp8) word (A) \leftarrow ((RLi) +disp8)	_	*	_	_		*	*	_		
IVIOV VV A, WKLI+UISPO	3	10	2	(6)	word $(A) \leftarrow ((KLi) + dispo)$	_		_	_	_			_	_	_
MOVW dir, A	2	3	0	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	4	0	(c)	word (addr16) \leftarrow (A)	_	_	_	_	_	*	*	_	-	_
MOVW SP, A	1	1	0	0	word (SP) \leftarrow (A)	_	_	_	_	_	*	*	_	-	_
MOVW RWi, A	1	2	1	0	word (RWi) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW ear, A	2	2	1	0	word (ear) \leftarrow (A)	_	_	_	_	_	*	*	_		_
MOVW eam, A	2+	3+ (a)	0	(c)	word (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	-	_
MOVW io, A	2	3 5	0	(c)	word (io) \leftarrow (A) word ((RWi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RWi+disp8, A MOVW @RLi+disp8, A	3	10	1	(c)	word ((RVVI) +disp8) \leftarrow (A) word ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RLi+dispo, A	2	3	2	(c)	word (RWi) \leftarrow (ear)	_	_	_	_	_	*	*	_		
MOVW RWi, ear	2+	4+ (a)	1	(c)	word (RWi) ← (ear) word (RWi) ← (eam)	_	_	_	_		*	*	_	_	
MOVW RWI, earn	2	4+ (a)	2	0	word (RWI) ← (ealii) word (ear) ← (RWI)	_	_	_	_		*	*	_		
MOVW ear, RWi	2+	5+ (a)	1	(c)	word (ear) ← (RWi) word (eam) ← (RWi)	_	_	_	_		*	*	_	_	_
MOVW RWi, #imm16	3	2	1	0	word (RWi) \leftarrow (RWI) word (RWi) \leftarrow imm16	_	_	_	_	_	*	*	_	_	_
MOVW io, #imm16	4	5	Ö	(c)	word (io) \leftarrow imm16	_	_	_	_	_	_	_	_	_	_
MOVW ear, #imm16	4	2	1	0	word (ear) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW eam, #imm16	4+	4+ (a)	0	(c)	word (eam) ← imm16	_	_	_	_	_	_	_	_	_	_
MOVW @AL, AH		()		(-)											
/MOVW@A, T	2	3	0	(c)	word $((A)) \leftarrow (AH)$	_	_	_	_	_	*	*	_	_	_
XCHW A, ear	2	4	2	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+	5+ (a)	0	2× (c)		_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2	7	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, eam	2+	9+ (a)	2	2× (c)		_	_	_	_	_	_	_	_	_	_
MOVL A, ear	2	4	2	0	long (A) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVL A, eam	2+	5+ (a)	0	(d)	$long(A) \leftarrow (eam)$	_	_	_	_	_	*	*	_	_	_
MOVL A, #imm32	5	3	Ō	0	long (A) \leftarrow imm32	_	_	-	_	_	*	*	_	_	_
MOVL ear, A	2	4	2	0	long (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	5+ (a)	0	(d)	long (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	z	٧	С	RMW
ADD	A,#imm8	2	2	0	0	byte (A) \leftarrow (A) +imm8	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) + (dir)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, ear	2	3	1	`o´	byte $(A) \leftarrow (A) + (ear)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	ear, A	2	3 ′	2	`o´	byte (ear) ← (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADD	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) ← (eam) + (A)	Ζ	_	_	_	_	*	*	*	*	*
ADDC	Α	1	2 ′	0	o`´	byte $(A) \leftarrow (AH) + (AL) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) + (ear) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDDC	Α	1	3 ′	0	`O´	byte (A) \leftarrow (AH) + (AL) + (C) (decimal)	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, #imm8	2	2	0	0	byte (A) \leftarrow (A) $-imm8$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) - (dir)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, ear	2	3	1	Ò.	byte $(A) \leftarrow (A) - (ear)$	Ζ	_	l —	l —	_	*	*	*	*	_
SUB	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) - (eam)$	Ζ	_	l —	l —	_	*	*	*	*	_
SUB	ear, A	2	3 ′	2	`o´	byte (ear) ← (ear) – (A)	_	_	_	_	_	*	*	*	*	_
SUB	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) $-$ (A)	_	_	_	_	_	*	*	*	*	*
SUBC	Α	1	2 ′	0	o`´	byte $(A) \leftarrow (AH) - (AL) - (C)$	Ζ	_	_	_	_	*	*	*	*	_
SUBC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) - (ear) - (C)$	Ζ	_	_	l —	_	*	*	*	*	_
SUBC	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) - (eam) - (C)$	Ζ	_	_	_	_	*	*	*	*	_
SUBDC		1	3 ′	0	`o´	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
ADDW	Α	1	2	0	0	word (A) \leftarrow (AH) + (AL)	_	_	_	_	_	*	*	*	*	_
ADDW	A, ear	2	3	1	0	word (A) \leftarrow (A) +(ear)	_	_	—	_	_	*	*	*	*	_
ADDW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) +(eam)	_	_	—	_	_	*	*	*	*	_
ADDW	A, #imm16	3	2	0	0	word (A) \leftarrow (A) +imm16	_	_	—	—	_	*	*	*	*	_
ADDW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADDW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) + (A)	_	_	—	—	_	*	*	*	*	*
ADDCW		2	3	1	0	word (A) \leftarrow (A) + (ear) + (C)	_	_	_	_	_	*	*	*	*	_
ADDCW	'A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) + (eam) + (C)	_	_	_	_	_	*	*	*	*	_
SUBW	Α	1	2	0	0	word (A) \leftarrow (AH) $-$ (AL)	_	_	—	—	_	*	*	*	*	_
SUBW	A, ear	2	3	1	0	word (A) \leftarrow (A) $-$ (ear)	_	_	—	—	_	*	*	*	*	_
SUBW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) $-$ (eam)	_	_	—	—	_	*	*	*	*	_
SUBW	A, #imm16	3	2	0	0	word (A) \leftarrow (A) $-imm16$	_	_	—	—	_	*	*	*	*	_
SUBW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) $-$ (A)	_	_	—	—	_	*	*	*	*	_
SUBW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) $-$ (A)	_	_	—	_	_	*	*	*	*	*
SUBCW		2	3	1	0	word (A) \leftarrow (A) $-$ (ear) $-$ (C)	_	_	—	_	_	*	*	*	*	_
SUBCW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) $-$ (eam) $-$ (C)	ı	_	_	_	_	*	*	*	*	_
ADDL	A, ear	2	6	2	0	$long (A) \leftarrow (A) + (ear)$	_	_	_	-	-	*	*	*	*	_
ADDL	A, eam	2+	7+ (a)	0	(d)	$long (A) \leftarrow (A) + (eam)$	-	_	_	-	_	*	*	*	*	_
ADDL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) +imm32	_	_	_	-	_	*	*	*	*	_
SUBL	A, ear	2	6	2	0	$long (A) \leftarrow (A) - (ear)$	_	-	_	_	_	*	*	*	*	-
SUBL	A, eam	2+	7+ (a)	0	(d)	$long (A) \leftarrow (A) - (eam)$	_	_	_	_	_	*	*	*	*	-
SUBL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) $-imm32$	_	_	_	_	_	*	*	*	*	_

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1	-	_	1 1	_	_	*	*	*	_	- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow (ear) -1 byte (eam) \leftarrow (eam) -1	 -	_ _		_ _	_ _	*	*	*	_ _	<u> </u>
INCW INCW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	_ _	1 1		_ _	*	*	*		- *
DECW DECW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1	_	_ _		_ _	_ _	*	*	*	_ _	- *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	_	_		_ _	_	*	*	*	_ _	- *
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) -1 long (eam) ← (eam) -1	_ _	_ _	_ _	_ _	_ _	*	*	*	_ _	- *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
CMP	Α	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2 ′	0	Ò	byte (A) ← imm8	-	_	_	_	_	*	*	*	*	_
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	-	_	-	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word (A) \leftarrow (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	0	word $(A) \leftarrow imm16$	-	_	_	_	_	*	*	*	*	_
CMPL	A, ear	2	6	2	0	word (A) ← (ear)	_	-	_	-	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	-	_	-	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3	0	0	word (A) \leftarrow imm32	_	_	_	_	_	*	*	*	*	_

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	-	1	ı	-	_	_	1	*	*	ı
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	_	-	-	-	_	_	-	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	_	_	-	-	_	_	-	*	*	-
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	_	_	-	-	_	_	-	*	*	-
DIVUW	A, eam	2+	*5	0	*7	$\begin{array}{l} \text{long (A)/word (eam)} \\ \text{Quotient} \rightarrow \text{word (A) Remainder} \rightarrow \text{word (ear)} \end{array}$	_	_	ı	-	_	_	_	*	*	_
MULU	Α	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) → word (A)	_	-	-	-	_	_	-	-	-	-
MULUW		1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2	*12	1	0	word (A) *word (ear) → long (A)	_	_	_	_	-	-	_	_	_	_
MULUW	A, eam	2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	-	_	-	-	_	_	_	_	-	_

^{*1: 3} when the result is zero, 7 when an overflow occurs, and 15 normally.

^{*2: 4} when the result is zero, 8 when an overflow occurs, and 16 normally.

^{*3: 6 + (}a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

^{*4: 4} when the result is zero, 7 when an overflow occurs, and 22 normally.

^{*5: 6 + (}a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

^{*6: (}b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.

^{*7: (}c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

^{*8: 3} when byte (AH) is zero, and 7 when byte (AH) is not zero.

^{*9: 4} when byte (ear) is zero, and 8 when byte (ear) is not zero.

^{*10:} 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

^{*11: 3} when word (AH) is zero, and 11 when word (AH) is not zero.

^{*12: 4} when word (ear) is zero, and 12 when word (ear) is not zero.

^{*13: 5 + (}a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Table 13 Si	igned Multiplication and	I Division Instructions	(Byte/Word/Long	Word) [11 Instructions]
-------------	--------------------------	-------------------------	-----------------	-------------------------

Mnen	nonic	#	~	RG	В	Operation	LH	АН	_	S	Т	N	z	٧	С	RMW
DIV	A	2	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z		1	1	1	-	-	*	*	-
DIV	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	_	_	ı	-	-	-	*	*	-
DIV	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	_	_	ı	_	-	_	*	*	-
DIVW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	1	-	_	1	-	-	-	*	*	_
DIVW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	Ι	-	-	Ι	ı	_	Ι	*	*	_
MULU	Α	2	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	-	_	_	_	-	_	_	-	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	_	-	-	_	_	_	_	_	_	_
MULUW		2	*11 *12	0	0	word (AH) *word (AL) \rightarrow long (A) word (A) *word (ear) \rightarrow long (A)	_			_						
MULUW		2+	*13	0	(c)	word (A) *word (ear) \rightarrow long (A) word (A) *word (earn) \rightarrow long (A)	-	_	_	_	-	_	_	_	_	_

- *1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.
- *2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.
- *3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.
- *4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.
- *5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times (b)$ for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times$ (c) for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.
- Notes: When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.
 - · When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
 - For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	- - - -	_ _ _ _	- - - -	_ _ _ _		* * * *	* * * * *	****	- - - -	_ _ _ _ *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)		_ _ _ _		_ _ _ _		* * * * *	* * * * * *	****		- - - - *
XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)		_ _ _ _		_ _ _ _	1 1 1 1	* * * * *	* * * * *	RRRRR		_ _ _ _ *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)		_ _ _	- -	_ _ _	- -	* *	* *	R R R	- -	_ _ *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	1 1 1 1 1	_ _ _ _ _		_ _ _ _ _	1 1 1 1 1	* * * * * *	* * * * * *	RRRRR	 - - - - -	_ _ _ _ _ *
ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)		- - - -		- - - -	11111	* * * * *	* * * * * * *	R R R R R R	_ _ _ _	- - - - - *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)		- - - -		- - - -		* * * * *	* * * * * *	R R R R R R	_ _ _ _ _	- - - - - *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	1 1 1	_ _ _	1 1 1	_ _ _	1 1 1	* *	* * *	R R R	_ _ _	_ _ *

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
ANDL ANDL	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	_	_	_	_	*	*	R R		-
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	_ _	_ _	_ _	_ _	*	*	R R	1 1	_ _
XORL XORL	A, ea A, eam	2 2+	6 7+ (a)	2	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	1 1	1 1	_ _	1 1	_ _	*	*	R R	1 1	_ _

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	-	_	-	*	*	*	*	_
NEG NEG	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _			_ _	_ _	*	*	*	*	- *
NEGW	Α	1	2	0	0	word $(A) \leftarrow 0 - (A)$	-	ı	-	-	_	*	*	*	*	_
NEGW NEGW		2 2+	3 5+ (a)	2	0 2× (c)	word (ear) ← 0 - (ear) word (eam) ← 0 - (eam)	_ _	1 1	ΙΙ	_ _	_ _	*	*	*	*	_ *

Table 17 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
NRML A, R0	2	*1	1		long (A) ← Shift until first digit is "1" byte (R0) ← Current shift count	-	-	-	-	-	-	*	-	-	-

^{*1: 4} when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	т	N	z	٧	С	RMW
RORC A ROLC A	2 2	2 2	0	0	byte (A) \leftarrow Right rotation with carry byte (A) \leftarrow Left rotation with carry		_	1 1	1 1		*	*	_	*	_
RORC ear RORC eam ROLC ear ROLC eam	2 2+ 2 2+	3 5+ (a) 3 5+ (a)	2 0 2 0	0 2× (b) 0 2× (b)	byte (ear) ← Right rotation with carry byte (eam) ← Right rotation with carry byte (ear) ← Left rotation with carry byte (eam) ← Left rotation with carry			1 1 1 1	1 1 1 1		* * *	* * *	_ _ _ _	* * *	- * - *
ASR A, R0 LSR A, R0 LSL A, R0	2 2 2	*1 *1 *1	1 1 1	0 0 0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0) byte (A) \leftarrow Logical right barrel shift (A, R0) byte (A) \leftarrow Logical left barrel shift (A, R0)	1 1 1	1 1 1	1 1 1	1 1 1	* *	* *	* *		* *	- - -
ASRW A LSRW A/SHRW A LSLW A/SHLW A	1 1 1	2 2 2	0 0 0	0 0 0	word (A) \leftarrow Arithmetic right shift (A, 1 bit) word (A) \leftarrow Logical right shift (A, 1 bit) word (A) \leftarrow Logical left shift (A, 1 bit)		1 1 1	1 1 1	1 1 1	* -	* R *	* *		* *	- - -
ASRW A, R0 LSRW A, R0 LSLW A, R0	2 2 2	*1 *1 *1	1 1 1	0 0 0	word (A) \leftarrow Arithmetic right barrel shift (A, R0) word (A) \leftarrow Logical right barrel shift (A, R0) word (A) \leftarrow Logical left barrel shift (A, R0)	1 1 1	1 1 1	1 1 1	1 1 1	* *	* *	* *		* *	_ _ _
ASRL A, R0 LSRL A, R0 LSLL A, R0	2 2 2	*2 *2 *2	1 1 1	0 0 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{Arithmetic right shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical right barrel shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical left barrel shift (A, R0)} \end{array}$	1 1 1		1 1 1	1 1 1	*	* *	* *		* *	- - -

^{*1: 6} when R0 is 0, 5 + (R0) in all other cases.

^{*2: 6} when R0 is 0, 6 + (R0) in all other cases.

Table 19 Branch 1 Instructions [31 Instructions]

Mne	monic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
BZ/BEC	Q rel	2	*1	0	0	Branch when (Z) = 1	_	_	_	_	_	_	_	_	_	_
BNZ/BN	NE rel	2	*1	0	0	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLC) rel	2	*1	0	0	Branch when (C) = 1	_	_	_	_	_	_	_	_	_	_
BNC/BI	HS rel	2	*1	0	0	Branch when $(C) = 0$	_	_	_	_	_	_	_	_	_	_
BN	rel	2	*1	0	0	Branch when $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BP	rel	2	*1	0	0	Branch when $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BV	rel	2	*1	0	0	Branch when $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV	rel	2	*1	0	0	Branch when $(V) = 0$	_	_	_	_	_	_	_	_	_	_
BT	rel	2	*1	0	0	Branch when $(T) = 1$	_	_	_	_	_	_	_	_	_	_
BNT	rel	2	*1	0	0	Branch when $(T) = 0$	_	_	_	_	_	_	_	_	_	_
BLT	rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BGE	rel	2	*1	0	0	Branch when (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE	rel	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 1$	_	_	_	_	_	_	_	_	_	_
BGT	rel	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 0$	_	_	_	_	_	_	_	_	_	_
BLS	rel	2	*1	0	0	Branch when (C) or (Z) = 1	_	_	_	_	_	_	_	_	_	_
BHI	rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA	rel	2	*1	0	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	_
l			_	_	_											
JMP	@A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP	addr16	3	3	0	0	word (PC) ← addr16	_	-	_	_	_	_	_	_	-	_
JMP	@ear	2	3	1	0	word (PC) ← (ear)	_	_	_	_	_	-	_	_	-	_
JMP	@eam	2+	4+ (a)	0	(c)	word (PC) ← (eam)	_	-	_	-	_	—	_	_	-	_
JMPP	@ear *3	2	5	2	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	-	_	-	_	—	_	_	-	_
JMPP	@eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	-	_	-	_	—	_	_	_	_
JMPP	addr24	4	4	0	0	word (PC) \leftarrow ad24 0 to 15,	_	-	_	_	_	_	_	_	_	_
		_		_	, .	(PCB) ← ad24 16 to 23										
CALL	@ear *4	2	6	1	(c)	word (PC) ← (ear)	_	_	_	_	_	-	_	_	-	_
CALL	@eam *4	2+	7+ (a)	0	2× (c)	word (PC) ← (eam)	_	_	_	_	_	-	_	_	-	_
CALL	addr16 *5	3	6	0	(c)	word (PC) ← addr16	_	-	-	_	_	_	_	_	_	_
CALLV		1	7	0	2× (c)	Vector call instruction	_	-	-	-	-	-	_	-	_	_
CALLP	@ear *6	2	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	-	_	-	_	-	-	_	_	-
		_			4.0	(PCB) ← (ear) 16 to 23										
CALLP	@eam *6	2+	11+ (a)	0	*2	word (PC) \leftarrow (eam) 0 to 15,	_	-	-	-	-	-	-	_	_	_
						(PCB) ← (eam) 16 to 23										
CALLP	addr24 *7	4	10	0	2× (c)	word (PC) ← addr0 to 15,	_	_	_	_	_	_	_	_	_	-
						(PCB) ← addr16 to 23										

^{*1: 4} when branching, 3 when not branching.

^{*2: (}b) + $3 \times$ (c)

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: read (long word) R branch address.

^{*7:} Save (long word) to stack.

Table 20 Branch 2 Instructions [19 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
CBNE A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE A, #imm16, re	I 4	*1	0	0	Branch when word (A) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CBNE ear, #imm8, re		*2	1	0	Branch when byte (ear) ≠ imm8	_	_	-	_	_	*	*	*	*	_
CBNE eam, #imm8, re		*3	0	(b)	Branch when byte (eam) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE ear, #imm16, ı		*4	1	0	Branch when word (ear) ≠ imm16	_	—	_	_	_	*	*	*	*	_
CWBNE eam, #imm16, re	el* ¹⁰ 5+	*3	0	(c)	Branch when word (eam) ≠ imm16	_	_	_	_	_	*	*	*	*	-
DBNZ ear, rel	3	*5	2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	-	-
DBNZ eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	_	_	*	*	*	ı	*
DWBNZ ear, rel	3	*5	2	0	Branch when word (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	_	-
DWBNZ eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	-	_	-	*	*	*	ı	*
INT #vct8	2	20	0	8× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INT addr16	3	16	Ö	6× (c)	Software interrupt	_	_	R	Š	_	_	_	_	_	_
INTP addr24	4	17	0	6× (c)	Software interrupt	_	l —	R R R	S S S S	_	_	_	_	_	_
INT9	1	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
RETI	1	15	0	*7	Return from interrupt	_	_	*	*	*	*	*	*	*	_
LINK #local8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	_	_	-	_	-	-	-	ı	ı	-
UNLINK	1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	_	_	_	_	_	_	_	-	-	-
RET *8	1	4	0	(c)	Return from subroutine	_	_	_	-	_	-	-	_	_	-
RETP *9	1	6	0	(d)	Return from subroutine	_	_	_	_	_	_	_	-	-	_

^{*1: 5} when branching, 4 when not branching

^{*2: 13} when branching, 12 when not branching

^{*3: 7 + (}a) when branching, 6 + (a) when not branching

^{*4: 8} when branching, 7 when not branching

^{*5: 7} when branching, 6 when not branching

^{*6: 8 + (}a) when branching, 7 + (a) when not branching

^{*7:} Set to $3 \times$ (b) + $2 \times$ (c) when an interrupt request occurs, and $6 \times$ (c) for return.

^{*8:} Retrieve (word) from stack

^{*9:} Retrieve (long word) from stack

^{*10:} In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Table 21 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rist	1 1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{A}) \\ \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{AH}) \\ \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{PS}) \\ (\text{SP}) \leftarrow (\text{SP}) - 2\text{n}, ((\text{SP})) \leftarrow (\text{rlst}) \end{array}$	_ _ _	_ _ _	_ _ _	_ _ _	1 1 1 1		_ _ _	_ _ _	_ _ _	- - -
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 4 *2	0 0 0 *5	(c) (c) (c) *4	$\begin{array}{l} \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 n \end{array}$	- - -	* - -	- * -	- * -	- - * -	- * -	- * -	- * -	- * -	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 OR CCR, #imm8	2 2	3	0	0 0	byte (CCR) ← (CCR) and imm8 byte (CCR) ← (CCR) or imm8	_ _	_	*	*	*	*	*	*	*	_ _
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	- -	_ _	-	_ _	_		-	-	_ _	_ _
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam	- - -	- * *	_ _ _		1 1 1 1		_ _ _	_ _ _	_ _ _ _	- - -
ADDSP #imm8 ADDSP #imm16	2	3 3	0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	_ _	_ _	_ _	_ _	-		_ _	_ _	_ _	_ _
MOV A, brgl MOV brg2, A	2	*1 1	0	0 0	byte (A) ← (brgl) byte (brg2) ← (A)	Z -	*	<u>-</u>		1 1	*	*		_ _	_ _
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank	_ _ _ _ _				1 1 1 1 1 1				_ _ _ _	

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR : 2 states

^{*2:} $7 + 3 \times (pop count) + 2 \times (last register number to be popped)$, 7 when rlst = 0 (no transfer register)

^{*3: 29 + (}push count) $-3 \times$ (last register number to be pushed), 8 when rlst = 0 (no transfer register)

^{*4:} Pop count \times (c), or push count \times (c)

^{*5:} Pop count or push count.

Table 22 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *		1 1 1	1 1 1	* *	* *	_ _ _	_ _ _	_ _ _
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0		bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	- -	1 1 1		1 1 1	1 1 1	* *	* *	_ _ _	- -	* * *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)		<u> </u>	1 1 1		1 1 1	1 1 1		<u> </u>	<u> </u>	_ _ _	* *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (addr16:bp) b ← 0	_ 	1 1 1		1 1 1	1 1 1	1 1 1			_ 	* *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	_ _ _	1 1 1	I I	1 1 1	1 1 1		* *	_ 	_ _ _	- - -
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	_ _ _	1 1 1		1 1 1	1 1 1		* *	<u> </u>	<u> </u>	- - -
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	-	*	_	_	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	-	-	-	_	_	_	_	_
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	_	_	-	_	_	_	_	_	_	_

^{*1: 8} when branching, 7 when not branching

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	ł	RG	В	Operation	H	АН	-	s	Т	Z	Z	>	C	RMW
SWAP	1	3	0	0	byte (A) 0 to $7 \leftrightarrow$ (A) 8 to 15	-	-	-	-	-	-	-	-	_	_
SWAPW	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	0	byte sign extension	Χ	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	0	word sign extension	_	Χ	_	_	_	*	*	_	_	_
ZEXT	1	1	0	0	byte zero extension	Ζ	_	_	—	_	R	*	_	_	_
ZEXTW	1	1	0	0	word zero extension	_	Z	_	_	_	R	*	_	_	_

^{*2: 7} when branching, 6 when not branching

^{*3: 10} when condition is satisfied, 9 when not satisfied

^{*4:} Undefined count

^{*5:} Until condition is satisfied

Table 24 String Instructions [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer @AH+ ← @AL+, counter = RW0	_	_	-	-	_	_	-	_	_	_
MOVSD	2	*2	*5	*3	Byte transfer @AH– ← @AL–, counter = RW0	-	-	-	-	_	-	-	-	_	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	_	-	*	*	*	*	_
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ ← AL, counter = RW0	-	_	_	ı	Ī	*	*	I	Ī	-
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer @AH+ ← @AL+, counter = RW0	-	١	١	1	-	1	-	-	-	_
MOVSWD	2	*2	*8	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	-	-	_	_	_	*	*	*	*	_
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ ← AL, counter = RW0	_	_	-	_	_	*	*	-	-	_

m: RW0 value (counter value)


- *1: 5 when RW0 is 0, 4 + 7 \times (RW0) for count out, and 7 \times n + 5 when match occurs
- *2: 5 when RW0 is 0, $4 + 8 \times (RW0)$ in any other case
- *3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.
- *4: (b) \times n
- *5: 2 × (RW0)
- *6: (c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.
- *7: (c) \times n
- *8: 2 × (RW0)


n: Loop count

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90552APF MB90553APF MB90T552APF MB90T553APF MB90F553APF MB90P553APF	100-pin plastic QFP (FPT-100P-M06)	
MB90552APF MB90553APF MB90T552APF MB90T553APF MB90F553APF MB90P553APF	100-pin plastic LQFP (FPT-100P-M05)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9910

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

