

April 1988 Revised September 2000

## 74F283

## 4-Bit Binary Full Adder with Fast Carry

## **General Description**


The 74F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words  $(A_0-A_3,\,B_0-B_3)$  and a Carry input  $(C_0).$  It generates the binary Sum outputs  $(S_0-S_3)$  and the Carry output  $(C_4)$  from the most significant bit. The 74F283 will operate with either active HIGH or active LOW operands (positive or negative logic).

## **Ordering Code:**


Order Number	Package Number	Package Description
74F283SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F283SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F283PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbols**



## **Connection Diagram**



## **Unit Loading/Fan Out**

Din Names	Deceriation	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
A <sub>0</sub> -A <sub>3</sub>	A Operand Inputs	1.0/2.0	20 μA/-1.2 mA		
B <sub>0</sub> -B <sub>3</sub>	B Operand Inputs	1.0/2.0	20 μA/–1.2 mA		
C <sub>0</sub>	Carry Input	1.0/1.0	20 μA/-0.6 mA		
$S_0 - S_3$	Sum Outputs	50/33.3	-1 mA/20 mA		
C <sub>4</sub>	Carry Output	50/33.3	−1 mA/20 mA		

## **Functional Description**

The 74F283 adds two 4-bit binary words (A plus B) plus the incoming Carry ( $C_0$ ). The binary sum appears on the Sum ( $S_0$ – $S_3$ ) and outgoing carry ( $C_4$ ) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$\begin{split} 2^0 & (A_0 + B_0 + C_0) + 2^1 (A_1 + B_1) \\ & + 2^2 (A_2 + B_2) + 2^3 (A_3 + B_3) \\ & = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4 \\ & \text{Where (+)} = \text{plus} \end{split}$$


Interchanging inputs of equal weight does not affect the operation. Thus  $C_0,\ A_0,\ B_0$  can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 74F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure 1. Note that if  $C_0$  is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Due to pin limitations, the intermediate carries of the 74F283 are not brought out for use as inputs or outputs.

However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure 2 shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder ( $A_3$ ,  $B_3$ ) LOW makes  $S_3$ dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure 3 shows a way of dividing the 74F283 into a 2-bit and a 1-bit adder. The third stage adder  $(A_2, B_2, S_2)$  is used merely as a means of getting a carry (C<sub>10</sub>) signal into the fourth stage (via A2 and B2) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure 4 shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S<sub>0</sub>, S<sub>1</sub> and S<sub>2</sub> present a binary number equal to the number of inputs I<sub>1</sub>-I<sub>5</sub> that are true. Figure 5 shows one method of implementing a 5-input majority gate. When three or more of the inputs  $I_1-I_5$  are true, the output  $M_5$  is true.

	C <sub>0</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	C <sub>4</sub>
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

FIGURE 1. Active HIGH versus Active LOW Interpretation



# Logic Diagram $s_0$ $s_1$ $s_2$ $s_3$ $c_4$ Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$ 

Junction Temperature under Bias -55°C to +150°C V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5 V to +7.0 V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to +5.5\mbox{V}} \end{array}$ 

Current Applied to Output

% in LOW State (Max) twice the rated  $I_{OL}$  (mA) ESD Last Passing Voltage (Min) 4000V

# Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}$ C to  $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


## **DC Electrical Characteristics**


Symbol	Parameter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V <sub>OH</sub>	Output HIGH Voltage	10% V <sub>CC</sub> 5% V <sub>CC</sub>	2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current				5.0	μА	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test				7.0	μА	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current				50	μА	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				−0.6 −1.2	mA	Max	$V_{IN} = 0.5V (C_O)$ $V_{IN} = 0.5V (A_n, B_n)$
los	Output Short-Circuit Curren	t	-60		-150	mA	Max	$V_{OUT} = 0V$
Іссн	Power Supply Current			36	55	mA	Max	$V_O = HIGH$
I <sub>CCL</sub>	Power Supply Current			36	55	mA	Max	$V_O = LOW$


## **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			V <sub>CC</sub>	to +125°C = 5.0V 50 pF	$T_A = 0$ °C to +70°C $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay	3.5	7.0	9.5	3.5	14.0	3.5	11.0	ns	
t <sub>PHL</sub>	C <sub>0</sub> to S <sub>n</sub>	3.0	7.0	9.5	3.0	14.0	3.0	11.0		
t <sub>PLH</sub>	Propagation Delay	3.0	7.0	9.5	3.0	17.0	3.0	13.0		
t <sub>PHL</sub>	A <sub>n</sub> or B <sub>n</sub> to S <sub>n</sub>	3.0	7.0	9.5	3.0	14.0	3.0	11.5	ns	
t <sub>PLH</sub>	Propagation Delay	3.0	5.7	7.5	3.0	10.5	3.0	8.5	20	
t <sub>PHL</sub>	C <sub>0</sub> to C <sub>4</sub>	3.0	5.4	7.0	2.5	10.0	3.0	8.0	ns	
t <sub>PLH</sub>	Propagation Delay	3.0	5.7	7.5	3.0	10.5	3.0	8.5	ns	
t <sub>PHL</sub>	A <sub>n</sub> or B <sub>n</sub> to C <sub>4</sub>	2.5	5.3	7.0	2.5	10.0	2.5	8.0	115	


## Physical Dimensions inches (millimeters) unless otherwise noted








16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com