2.5V/3.3V/5V Differential Data/Clock D Flip-Flop with Reset

Multi–Level Inputs to LVPECL Translator w/ Internal Termination

The NB4L52 is a differential Data and Clock D flip–flop with a differential asynchronous Reset. The differential inputs incorporate internal 50 Ω termination resistors and will accept LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. When Clock transitions from Low to High, Data will be transferred to the differential LVPECL outputs. The differential Clock inputs allow the NB4L52 to also be used as a negative edge triggered device. The device is housed in a small 3x3 mm 16 pin QFN package.


Features

- Maximum Input Clock Frequency > 4 GHz Typical
- 330 ps Typical Propagation Delay
- 145 ps Typical Rise and Fall Times
- Differential LVPECL Outputs, 750 mV Peak-to-Peak, Typical
- Operating Range: $V_{CC} = 2.375$ V to 5.5 V with $V_{EE} = 0$ V
- Internal Input Termination Resistors, 50 Ω
- Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP, EP, and SG Devices
- -40°C to +85°C Ambient Operating Temperature



ON Semiconductor®

http://onsemi.com



*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Logic Diagram

Table 1. TRUTH TABLE

R	D	CLK	Q
н	х	х	L
L	L	Z	L
L	Н	Z	Н


*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Z = LOW to HIGH Transition

x = Don't Care

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.



Exposed Pad (EP)

Figure 2. Pinout: QFN-16 (Top View)

Table 2. PIN DESCRIPTION

Pin	Name	I/O	Description	
1	V _{TD}	-	Internal 50 Ω Termination Pin. (See Table 4)	
2	D	ECL, CML, LVCMOS, LVDS, LVTTL Input	Noninverted Differential Input. (Note 1)	
3	D	ECL, CML, LVCMOS, LVDS, LVTTL Input	Inverted Differential Input. (Note 1)	
4	$\overline{V_{TD}}$	-	Internal 50 Ω Termination Pin. (See Table 4)	
5	V _{TCLK}	-	Internal 50 Ω Termination Pin. (See Table 4)	
6	CLK	ECL, CML, LVCMOS, LVDS, LVTTL Input	Noninverted Differential Input. (Note 1)	
7	CLK	ECL, CML, LVCMOS, LVDS, LVTTL Input	Inverted Differential Input. (Note 1)	
8	V _{TCLK}	-	Internal 50 Ω Termination Pin. (See Table 4)	
9	V_{EE}	-	Negative Supply Voltage	
10	Q	ECL Output	Inverted Differential Output. Typically terminated with 50 Ω resistor to V _{CC} – 2.0 V.	
11	Q	ECL Output	Noninverted Differential Output. Typically terminated with 50 Ω resistor to V_CC – 2.0 V.	
12	V _{CC}	-	Positive Supply Voltage	
13	V _{TR}	-	Internal 50 Ω Termination Pin. (See Table 4)	
14	R	LVECL, LVCMOS, LVTTL Input	Noninverted Differential Reset Input. (Note 1)	
15	R	LVECL, LVCMOS, LVTTL Input	Inverted Differential Reset Input. (Note 1)	
16	$\overline{V_{TR}}$	-	Internal 50 Ω Termination Pin. (See Table 4)	
_	EP	_	The Exposed Pad (EP) on the QFN–16 package bottom is thermally connected to the die for improved heat transfer out of package. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to V _{EE} on the PC board.	

1. In the differential configuration when the input termination pin (VTD, VTDB, VTR, VTRB, VTCLK, VTCLKB) are connected to a common termination voltage or left open, and if no signal is applied on D/DB,CLK/CLKB,R/RB input then the device will be susceptible to self-oscillation.

Table 3. ATTRIBUTES

Characterist	Value	
ESD Protection	Human Body Model	> 2 kV > 200 V
Machine Model		> 1 kV
Charged Device Model		
Moisture Sensitivity (Note 2)		Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count	164	
Meets or exceeds JEDEC Spec EIA	VJESD78 IC Latchup Test	

2. For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	$V_{EE} = 0 V$		6.0	V
V_{EE}	Negative Power Supply	$V_{CC} = 0 V$		-6.0	V
VI	Positive Input Negative Input	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6.0 -6.0	V V
V _{INPP}	Differential Input Voltage D – D			2.8	V
I _{IN}	Input Current Through R_T (50 Ω Resistor)	Static Surge		45 80	mA mA
l _{out}	Output Current	Continuous Surge		25 50	mA mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 LFPM 500 LFPM	16 QFN 16 QFN	41.6 35.2	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	2S2P (Note 4)	16 QFN	4.0	°C/W
T _{sol}	Wave Solder Pb-Free	< 3 sec @ 260°C		265	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

JEDEC standard 51–6, multilayer board – 2S2P (2 signal, 2 power).
 JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS, CLOCK INPUTS, LVPECL OUTPUTS

 $(V_{CC} = 2.375 \text{ V to } 5.5 \text{ V}, V_{EE} = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Symbol	Characteristic		Min	Тур	Max	Unit
I _{EE}	Power Supply Current (Inputs and Outputs Open)			16	25	mA
V _{OH}	Output HIGH Voltage (Note 5, 6)	V _{CC} = 5.0 V V _{CC} = 3.3 V V _{CC} = 2.5 V	V _{CC} – 1145 3855 2155 1355	V _{CC} – 1020 3980 2280 1480	V _{CC} – 895 4105 2405 1605	mV
V _{OL}	Output LOW Voltage (Note 5, 6)	V _{CC} = 5.0V V _{CC} = 3.3V V _{CC} = 2.5V	V _{CC} – 1945 3055 1355 555	V _{CC} – 1770 3230 1530 730	V _{CC} – 1600 3400 1700 900	mV

DIFFERENTIAL INPUT DRIVEN SINGLE-ENDED (Figures 6 & 8)

Vth	Input Threshold Reference Voltage Range (Note 7)	1050	V _{CC} – 150	mV
V _{IH}	Single-ended Input HIGH Voltage	Vth + 150	V _{CC}	mV
VIL	Single-ended Input LOW Voltage	V _{EE}	Vth – 150	mV

DIFFERENTIAL INPUT DRIVEN DIFFERENTIALLY (Figures 7 & 9)

V _{IHD}	Differential Input HIGH Voltage	1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	V _{EE}		V _{CC} – 150	mV
V _{CMR}	Input Common Mode Range (Differential Configuration) (Note 8)	1125		V _{CC} – 75	mV
V _{ID}	Differential Input Voltage (V _{IHD -} V _{ILD})	150		2800	mV
I _{IH}	Input HIGH Current D / Db, CLK / CLKb, R /Rb (VTx/VTxb Open)	-150		150	μΑ
IIL	Input LOW Current D / Db, CLK / CLKb, R /Rb (VTx/VTxb Open)	-150		150	μΑ
R _{TIN}	Internal Input Termination Resistor	40	50	60	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. LVPECL outputs loaded with 50 Ω to V_{CC} – 2.0 V for proper operation.

6. Input and output parameters vary 1:1 with V_{CC} . 7. V_{th} is applied to the complementary input when operating in single-ended mode.

8. V_{CMRMIN} varies 1:1 with V_{EE}, V_{CMRMAX} varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

			-40°C			25°C		85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{OUTPP}	$\begin{array}{llllllllllllllllllllllllllllllllllll$	530 490 380	770 720 580		530 490 380	780 730 580		530 490 380	760 680 530		mV
t _{PLH} , t _{PHL}	Propagation Delay to CLK to Q Output Differential R to Q					330	400 500				ps
t _s	Setup Time	100			100			100			ps
t _h	Hold Time	50			50			50			ps
t _{RR}	Reset Recovery	400			400			400			ps
t _{PW}	Minimum Pulse Width R/R	250			250			250			ps
^t JITTER	$\begin{array}{l} \text{RMS Random Clock Jitter (Note 10)} \ f_{in} \leq 2.0 \ \text{GHz} \\ f_{in} \leq 3.0 \ \text{GHz} \\ f_{in} \leq 4.0 \ \text{GHz} \\ \text{Peak-to-Peak Data Dependent Jitter} \\ f_{in} \leq 2.0 \ \text{GHz} \\ f_{in} \leq 3.0 \ \text{GHz} \\ f_{in} \leq 4.0 \ \text{GHz} \\ f_{in} \leq 4.0 \ \text{GHz} \\ \end{array}$						1 1 20 20 20				ps
V _{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 11)	150		2800	150		2800	150		2800	mV
t _r t _f	Output Rise/Fall Times @ 0.5 GHz (20% – 80%)	80	135	190	80	145	190	80	155	190	ps

Table 6. AC CHARACTERISTICS V_{CC} = 2.375 V to 5.5 V; V_{EE} = 0 V (Note 9)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

9. Measured by forcing V_{INPPt} (MIN) from a 50% duty cycle clock source. All loading with an external R_L = 50 Ω to V_{CC} - 2.0 V. Input edge rates 40 ps (20% – 80%). 10. Additive RMS jitter with 50% duty cycle clock signal at 2 GHz & 3 GHz.

11. Input and output voltage swing is a single-ended measurement operating in differential mode.





Figure 3. Differential Input Driven Single-Ended








Figure 5. Differential Inputs Driven Differentially






Figure 6. V_{th} Diagram

Figure 7. V_{CMR} Diagram








Figure 9. AC Reference Measurement




Figure 10. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
NB4L52MNG	QFN-16, 3 x 3 mm (Pb-Free)	123 Units / Rail
NB4L52MNR2G	QFN-16, 3 x 3 mm (Pb-Free)	3000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	_	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1642/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	_	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

16 PIN QFN CASE 485G–01 ISSUE B



D2 16X L e EXPOSED PAD NOTE 5 Λ q E2 E 16X K е 16 13 16X b С 0.10 AB **BOTTOM VIEW** \oplus 0.05 С NOTE 3

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS
 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
- 0.25 AND 0.30 MM FROM TERMINAL.
 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- PAD AS WELL AS THE TERMINALS. 5. L_{max} CONDITION CAN NOT VIOLATE 0.2 MM MINIMUM SPACING BETWEEN LEAD TIP AND FLAG

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.80	1.00			
A1	0.00	0.05			
A3	0.20 REF				
b	0.18	0.30			
D	3.00	BSC			
D2	1.65	1.85			
E	3.00	BSC			
E2	1.65	1.85			
е	0.50 BSC				
ĸ	0.20				
L	0.30	0.50			

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and sensing out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unint

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.