



## 3.3V CMOS 18-BIT BUS-INTERFACE FLIP- FLOP WITH 3-STATE OUT- PUTS AND BUS-HOLD

IDT74ALVCH16823

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{SR}(o)$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in SSOP, TSSOP, and TVSOP packages

### DRIVE FEATURES:

- High Output Drivers:  $\pm 24\text{mA}$
- Suitable for heavy loads

### APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

### DESCRIPTION:

This 18-bit bus-interface flip-flop is built using advanced dual metal CMOS technology. The ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ( $\overline{CLKEN}$ ) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{CLKEN}$  high disables the clock buffer, thus latching the outputs. Taking the clear ( $\overline{CLR}$ ) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The  $\overline{OE}$  input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH16823 has been designed with a  $\pm 24\text{mA}$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16823 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.

### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

APRIL 1999

## PIN CONFIGURATION

1 CLR		1	56		1 CLK
1 OE		2	55		1 CLKEN
1 Q1		3	54		1 D1
GND		4	53		GND
1 Q2		5	52		1 D2
1 Q3		6	51		1 D3
Vcc		7	50		Vcc
1 Q4		8	49		1 D4
1 Q5		9	48		1 D5
1 Q6		10	47		1 D6
GND		11	46		GND
1 Q7		12	45		1 D7
1 Q8		13	44		1 D8
1 Q9		14	43		1 D9
2 Q1		15	42		2 D1
2 Q2		16	41		2 D2
2 Q3		17	40		2 D3
GND		18	39		GND
2 Q4		19	38		2 D4
2 Q5		20	37		2 D5
2 Q6		21	36		2 D6
Vcc		22	35		Vcc
2 Q7		23	34		2 D7
2 Q8		24	33		2 D8
GND		25	32		GND
2 Q9		26	31		2 D9
2 OE		27	30		2 CLKEN
2 CLR		28	29		2 CLK

SSOP/ TSSOP/ TVSOP  
TOP VIEW

## PIN DESCRIPTION

Pin Names	Description
x Dx	Data Inputs <sup>(1)</sup>
x CLK	Clock Input
x CLKEN	Clock Enable Inputs
x Qx	3-State Outputs
x OE	3-State Output Enable Inputs
x CLR	Clear Inputs

## NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
Ik	Continuous Clamp Current, Vi < 0 or Vi > Vcc	±50	mA
Ik	Continuous Clamp Current, Vo < 0	-50	mA
Icc	Continuous Current through each Vcc or GND	±100	mA
Iss			

## NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
COUT	Output Capacitance	VOUT = 0V	7	9	pF
COUT	I/O Port Capacitance	VIN = 0V	7	9	pF

## NOTE:

1. As applicable to the device type.

FUNCTION TABLE (EACH 9-BIT FLIP-FLOP)<sup>(1)</sup>

Inputs					Output
<u>x OE</u>	<u>x CLR</u>	<u>x CLKEN</u>	x CLK	x Dx	x Qx
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	Q <sub>0</sub> <sup>(2)</sup>
L	H	H	X	X	Q <sub>0</sub> <sup>(2)</sup>
H	X	X	X	X	Z

## NOTES:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance  
↑ = LOW-to-HIGH transition
- Output level before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	VCC = 3.6V	VI = VCC	—	—	±5	µA
I <sub>IL</sub>	Input LOW Current	VCC = 3.6V	VI = GND	—	—	±5	µA
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	VO = VCC	—	—	±10	µA
			VO = GND	—	—	±10	
V <sub>IK</sub>	Clamp Diode Voltage	VCC = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CZZ</sub>	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	µA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	µA

## NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	VCC = 3V	VI = 2V	-75	—	—	µA
			VI = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	VCC = 2.3V	VI = 1.7V	-45	—	—	µA
			VI = 0.7V	45	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	VCC = 3.6V	VI = 0 to 3.6V	—	—	±500	µA

## NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = - 6mA	2	—	
		VCC = 2.3V	I <sub>OH</sub> = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3V		2.4	—	
		VCC = 3V	I <sub>OH</sub> = - 24mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		VCC = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		VCC = 3V	I <sub>OL</sub> = 24mA	—	0.55	

## NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range.  
TA = - 40°C to + 85°C.

## OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	VCC = 2.5V ± 0.2V	VCC = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C <sub>L</sub> = 0pF, f = 10Mhz	27	30	pF
	Power Dissipation Capacitance Outputs disabled		16	18	

SWITCHING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$f_{MAX}$		150	—	150	—	150	—	MHz
$t_{PLH}$	Propagation Delay xCLK to xQ <sub>x</sub>	1	5.8	—	5.2	1	4.5	ns
$t_{PLH}$	Propagation Delay xCLR to xQ <sub>x</sub>	1	5.4	—	5.2	1.2	4.6	ns
$t_{PZH}$	Output Enable Time xOE to xQ <sub>x</sub>	1	6	—	5.7	1	4.8	ns
$t_{PLZ}$	Output Disable Time xOE to xQ <sub>x</sub>	1.1	5.4	—	4.7	1.3	4.5	ns
$t_W$	Pulse Duration, xCLR LOW	3.3	—	3.3	—	3.3	—	ns
$t_W$	Pulse Duration, xCLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
$t_{SU}$	Set-up Time, xCLR inactive	0.7	—	0.7	—	0.8	—	ns
$t_{SU}$	Set-up Time, data LOW before xCLK↑	1.4	—	1.6	—	1.3	—	ns
$t_{SU}$	Set-up Time, data HIGH before xCLK↑	1.1	—	1.1	—	1	—	ns
$t_{SU}$	Set-up Time, xCLKEN LOW before xCLK↑	1.8	—	1.9	—	1.5	—	ns
$t_H$	Hold Time, data LOW after xCLK↑	0.4	—	0.5	—	0.5	—	ns
$t_H$	Hold Time, data HIGH after xCLK↑	0.7	—	0.1	—	0.8	—	ns
$t_H$	Hold Time, xCLKEN LOW after CLK↑	0.2	—	0.3	—	0.4	—	ns
$t_{SK(0)}$	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps


## NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

## TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF



Test Circuit for All Outputs

## DEFINITIONS:


 $C_L$  = Load capacitance: includes jig and probe capacitance. $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

## NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2\text{ns}$ ;  $t_r \leq 2\text{ns}$ .



## SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	$V_{LOAD}$
Enable Low	
Disable High	$GND$
All Other Tests	Open

Output Skew -  $t_{SK}(x)$ 

## NOTES:


1. For  $t_{SK}(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $t_{SK}(b)$  OUTPUT1 and OUTPUT2 are in the same bank.




Enable and Disable Times

## NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

## ORDERING INFORMATION

IDT	XX	ALVC	X	XXX	XXX	XX	
Temp. Range		Bus-Hold		Family	Device Type	Package	
						PV	Shrink Small Outline Package
						PA	Thin Shrink Small Outline Package
						PF	Thin Very Small Outline Package
					823		18-Bit Bus-Interface Flip-Flop with 3-State Outputs
					16		Double-Density, ±24mA
				H			Bus-Hold
					74		–40°C to +85°C



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

*for SALES:*  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)  
 (408) 654-6459