




### **Features:**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 7.5/9/12ns (max.)
     Industrial: 9ns (max)
- Low-power operation
  - IDT70V9179L Active: 500mW (typ.) Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without

### additional logic

- Full synchronous operation on both ports
  - 4ns setup to clock and Ons hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 7.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 12ns cycle time, 83MHz operation in Pipelined output mode
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP)

### **Functional Block Diagram**




**JANUARY 2002** 

### **Description:**

The IDT70V9179 is a high-speed 32K x 9 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9179 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}\text{O}$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power.

## Pin Configuration<sup>(1,2,3)</sup>



- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

### **Pin Names**

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables
R/WL	R/WR	Read/Write Enable
ŌĒL	<del>OE</del> R	Output Enable
A0L - A14L	A0R - A14R	Address
I/O0L - I/O8L	I/O0R - I/O8R	Data Input/Output
CLKL	CLKR	Clock
<del>ADS</del> L	<del>ADS</del> R	Address Strobe Enable
CNTENL	CNTENR	Counter Enable
CNTRSTL	<u>CNTRST</u> R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline
V	DD	Power (3.3V)
V	SS	Ground (0V)

5645 tbl 01

## Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	Œ	CE1	R/W	I/O <sub>0-8</sub>	MODE			
Х	1	Н	Х	Х	High-Z	Deselected-Power Down			
Χ	1	Χ	L	Χ	High-Z	Deselected-Power Down			
Х	1	L	Н	L	DATAIN	Write			
L	1	L	Н	Н	DATAout	Read			
Н	Х	L	Н	Χ	High-Z	Outputs Disabled			

NOTES: 5645 tbl 02

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST} = X$ .
- 3.  $\overline{\mathsf{OE}}$  is an asynchronous input signal.

## Truth Table II—Address Counter Control<sup>(1,2,6)</sup>

Address	Previous Address	Addr Used	CLK <sup>(6)</sup>	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
An	Х	An	1	L <sup>(4)</sup>	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	1	Н	L <sup>(5)</sup>	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	Ao	1	Χ	Χ	L <sup>(4)</sup>	Dvo(0)	Counter Reset to Address 0

NOTES: 5645 tbl 03

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ ; CE1 and  $R/\overline{W} = V_{IH}$ .
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo and CE1.
- 5. The address counter advances if  $\overline{\text{CNTEN}} = \text{V}_{\text{IL}}$  on the rising edge of CLK, regardless of all other signals including  $\overline{\text{CE}}_0$  and CE<sub>1</sub>.
- 6. While an external address is being loaded (ADS = VIL), RW = VIH is recommended to ensure data is not written arbitrarily.

# Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature <sup>(1)</sup>	GND	VDD		
Commercial	0°C to +70°C	0V	3.3V ± 0.3V		
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V		

#### NOTES

1. This is the parameter Ta. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	٧
VIH	Input High Voltage	2.0V	_	V <sub>DD</sub> +0.3V <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	٧

5645 tbl 05

#### NOTES

5645 tbl 04

- 1.  $VIL \ge -1.5V$  for pulse width less than 10 ns.
- 2. VTERM must not exceed V<sub>DD</sub> +0.3V.

## **Absolute Maximum Ratings**(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
ЮИТ	DC Output Current	50	mA

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed  $V_{\text{DD}}$  +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$   $V_{\text{DD}}$  + 0.3V.

## Capacitance<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 3dV	9	pF
Соит <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

#### NOTES

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vm = 3.3V ± 0.3V)

			70V9179L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LI	Input Leakage Current <sup>(1)</sup>	$V_{DD} = 3.6V$ , $V_{IN} = 0V$ to $V_{DD}$	_	5	μΑ
LO	Output Leakage Current	$\overline{CE}$ = VIH or CE1 = VIL, VOUT = 0V to VDD		5	μΑ
Vol	Output Low Voltage	IOL = +4mA		0.4	V
Voh	Output High Voltage	IOH = -4mA	2.4	_	٧

### NOTE:

1. At  $V_{DD} \le 2.0V$  input leakages are undefined.

5645 tb108

## **DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range**(3) (V<sub>DD</sub> = 3.3V ± 0.3V)

								179L7 I Only	Co	179L9 m'l Ind		79L12 Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. <sup>(4)</sup>	Max.	Тур.(4)	Max.	Typ. <sup>(4)</sup>	Max.	Unit		
lod	Dynamic Operating	CEL and CER= VIL,	COM'L	L	200	310	180	260	150	230	mA		
	Current (Both Ports Active)	Outputs Disabled, f = fMAX <sup>(1)</sup>	IND	L		_	180	280	-	_			
ISB1	Standby Current	ŒL = ŒR = VIH	COM'L	L	65	130	50	100	40	80	mA		
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	L			50	120		_			
ISB2	Standby	Current (One $\overline{CE}^*B^* = VIH^{(5)}$ Port - TTL Active Port Outputs	COM'L	L	140	245	110	190	100	175	mA		
	Port - TTL Level Inputs)		IND	L			110	205		_			
ISB3	Full Standby	Both Ports CEL and	COM'L	L	0.4	3	0.4	3.0	0.4	3	mA		
	Current (Both Ports - CMOS Level Inputs)	$\overline{CER} \ge V_{DD} - 0.2V,$ $V_{IN} \ge V_{DD} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0^{(2)}$	IND	L			0.4	6.0					
ISB4	Full Standby Current (One	$\overline{CE}$ "A" $\leq 0.2V$ and	COM'L	L	130	235	100	180	90	165	mA		
	Port - CMOS Level Inputs)	$\begin{array}{l} \overline{CE}"B" \geq V_{DD} - 0.2V^{(5)} \\ V_{IN} \geq V_{DD} - 0.2V \text{ or} \\ V_{IN} \leq 0.2V, \text{ Active Port,} \\ Outputs \text{ Disabled, } f = f_{MAX}^{(1)} \end{array}$	IND	L			100	195					

NOTES:

5645 tbl 09

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 90mA (Typ).
- 5.  $\overline{CEx}$  = VIL means  $\overline{CEox}$  = VIL and CE1x = VIH  $\overline{CEx}$  = VIH means  $\overline{CEox}$  = VIH or CE1x = VIL

  - $\begin{array}{l} \overline{\text{CE}} x \leq 0.2 \text{V means } \overline{\text{CE}} 0x \leq 0.2 \text{V and } \text{CE} 1x \geq V_{00} 0.2 \text{V} \\ \overline{\text{CE}} x \geq V_{00} 0.2 \text{V means } \overline{\text{CE}} 0x \geq V_{00} 0.2 \text{V or } \text{CE} 1x \leq 0.2 \text{V} \\ \end{array}$
  - "X" represents "L" for left port or "R" for right port.

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

5645 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). \*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).


# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3)}$ (V<sub>DD</sub> = 3.3V ± 0.3V, TA = 0°C to +70°C)

		70V9 Com'	179L7 I Only	70V9 Co	179L9 m'l Ind	70V9	179L12 I Only	Unit
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	22		25	_	30	_	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	12	_	15	_	20	_	ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	7.5		12	_	12	_	ns
tal1	Clock Low Time (Flow-Through) <sup>(2)</sup>	7.5	_	12	_	12	_	ns
tcH2	Clock High Time (Pipelined) <sup>(2)</sup>	5	_	6	_	8	_	ns
tal2	Clock Low Time (Pipelined) <sup>(2)</sup>	5	_	6	_	8	_	ns
tr	Clock Rise Time		3	_	3	_	3	ns
tF	Clock Fall Time		3	_	3	_	3	ns
tsa	Address Setup Time	4	_	4	_	4	_	ns
tha	Address Hold Time	0	_	1	_	1	_	ns
tsc	Chip Enable Setup Time	4		4	_	4	_	ns
thc	Chip Enable Hold Time	0		1	_	1	_	ns
tsw	R/W Setup Time	4	_	4	_	4	_	ns
thw	R/W Hold Time	0	_	1	_	1	_	ns
tsD	Input Data Setup Time	4	_	4	_	4	_	ns
thd	Input Data Hold Time	0	_	1	_	1	_	ns
tsad	ADS Setup Time	4	_	4	_	4	_	ns
thad	ADS Hold Time	0		1	_	1	_	ns
tscn	CNTEN Setup Time	4		4	_	4	_	ns
then	CNTEN Hold Time	0		1	_	1	_	ns
tsrst	CNTRST Setup Time	4		4	_	4	_	ns
†HRST	CNTRST Hold Time	0		1	_	1	_	ns
toe	Output Enable to Data Valid	_	9		12	_	12	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2	_	2	_	ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>	_	18		20	_	25	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	7.5		9	_	12	ns
toc	Data Output Hold After Clock High	2		2	_	2	_	ns
†CKHZ	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	ns
Port-to-Port [	Delay	•						
tCWDD	Write Port Clock High to Read Data Delay	_	28	_	35	_	40	ns
tccs	Clock-to-Clock Setup Time		10	_	15	_	15	ns


### 5645 tbl 11

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characteriza tion, but is not production tested.
- 2. The Pipelined output parameters (tcyc2, tcb2) apply to either or both the Left and Right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcb1) apply when FT/PIPE = VIL for that port.
- 3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER, and FT/PIPEL.

# Timing Waveform of Read Cycle for Flow-Through Output (FT/PIPE"x" = VIL)(3,6)




# Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = Vih)^{(3,6)}$




- NOTES:
- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = VIH$ .
- 4. The output is disabled (High-Impedance state) by  $\overline{CE}_0 = V_{IH}$  or  $CE_1 = V_{IL}$  following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = Vil constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "X' here denotes Left or Right port. The diagram is with respect to that port.

# Timing Waveform of a Bank Select Pipelined Read (1,2)




# Timing Waveform with Port-to-Port Flow-Through Read<sup>(4,5,7)</sup>




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9179 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/W,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_0$  and  $\overline{ADS} = VIL$ ; CE1,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = VIH$ .
- 5.  $\overline{OE}$  = V<sub>IL</sub> for the Right Port, which is being read from.  $\overline{OE}$  = V<sub>IH</sub> for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpb.

  If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

# Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE}$ = VIL)<sup>(3)</sup>




# Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}} = \text{Vil.}$ ; CE1,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}} = \text{Vih.}$  "NOP" is "No Operation".
- Addresses do not have to be accessed sequentially since ADS = Vil constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Flow-Through Read-to-Write-to-Read $(\overline{OE} = V_{IL})^{(3)}$




# Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{\text{OE}}$ Controlled) $^{(3)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$  and  $\overline{\text{ADS}} = \text{Vil.}$ ; CE1,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}} = \text{Vih.}$  "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS}$  = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




# Timing Waveform of Flow-Through Read with Address Counter Advance $^{(1)}$




- 1.  $\overline{\text{CE}}_0$  and  $\overline{\text{OE}}$  = V<sub>IL</sub>; CE<sub>1</sub>, R/ $\overline{\text{W}}$ , and  $\overline{\text{CNTRST}}$  = V<sub>IH</sub>.
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.

# **Timing Waveform of Write with Address Counter Advance** (Flow-Through or Pipelined Outputs)(1)



# Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1.  $\overline{CE_0}$  and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
- 2.  $\overline{CE}_0 = VIL$ ;  $CE_1 = VIH$ .
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{1L}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

### **Functional Description**

The IDT70V9179 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0 = \text{VIH}$  or  $\text{CE}_1 = \text{VIL}$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9179's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}_0 = \text{VIL}$  and  $\text{CE}_1 = \text{VIH}$  to re-activate the outputs.


### **Depth and Width Expansion**

The IDT70V9179 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9179 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 18-bit or wider applications.



## **Ordering Information**



#### NOTE:

1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.

## **Preliminary Datasheet:** Definition

"PRELIMINARY" datasheets contain descriptions for products that are in early release.

## **Datasheet Document History**

01/02/02: Initial Data Sheet



CORPORATE HEADQUARTERS
2075 Stondor Way

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.