

DS2148/Q48 3.3V/5V E1/T1/J1 Line Interface

www.dalsemi.com


FEATURES

- Complete E1, T1, or J1 Line Interface Unit
- Supports both long and short haul trunks
- Internal software-selectable receive-side termination for 75/100/120Ω
- 3.3V or 5V (CMOS) in same device
- 32-bit or 128-bit crystal-less jitter attenuator requires only a 2.048 MHz master clock for both E1 and T1 with option to use 1.544 MHz for T1
- Generates the appropriate line build outs, with and without return loss, for E1 and DSX-1 and CSU line build outs for T1
- AMI, HDB3, and B8ZS, encoding/decoding
- 16.384 MHz, 8.192 MHz, 4.096 MHz, or 2.048 MHz clock output synthesized to recovered clock
- Programmable monitor mode for receiver
- Loopbacks and PRBS pattern generation/ detection with output for received errors
- Generates/detects in-band loop codes, 1 to 16 bits including CSU loop codes
- 8-bit parallel or serial interface with optional hardware mode
- MUX'd and Non-MUX'd parallel bus supports Intel or Motorola
- Detects/generates blue (AIS) alarms
- NRZ/bipolar interface for TX/RX data I/O
- Transmit open circuit detection
- Receive Carrier Loss (RCL) indication (G.775)
- HIGHZ State for TTIP and TRING
- 50 mA (rms) current limiter

DESCRIPTION

The DS2148 is a complete selectable E1 or T1 Line Interface Unit (LIU) for short haul and long haul applications. Throughout the data sheet, J1 is represented wherever T1 exists. Receive sensitivity adjusts automatically to the incoming signal and can be programmed for 0-12 dB or 0-43 dB for E1 applications and 0-30 dB or 0-36 dB for T1 applications. The device can generate the necessary G.703 E1 waveshapes in 75 ohm or 120 ohms applications and DSX-1 line build outs or CSU line build outs of

PIN DESCRIPTION





ORDERING INFORMATION

DS2148TN	44 pin TQFP	$(-40^{\circ}C \text{ to } +85^{\circ}C)$
DS2148T	44 pin TQFP	$(0^{\circ} \mathrm{C} - 70^{\circ} \mathrm{C})$
DS2148GN	7mm CABGA	$(-40^{\circ}C \text{ to } +85^{\circ}C)$
DS2148G	7mm CABGA	$(0^{\circ} \mathrm{C} - 70^{\circ} \mathrm{C})$
DS21Q48N	(Quad) BGA	$(-40^{\circ}C \text{ to } +85^{\circ}C)$
DS21Q48	(Quad) BGA	$(0^{\circ} \mathrm{C} - 70^{\circ} \mathrm{C})$

0 dB, -7.5 dB, -15 dB, and -22.5 dB for T1 applications. The crystal-less onboard jitter attenuator requires only a 2.048 MHz MCLK for both E1 and T1 applications (with the option of using a 1.544 MHz MCLK in T1 applications). The jitter attenuator FIFO is selectable to either 32 bits or 128 bits in depth and can be placed in either the transmit or receive data paths. An n X 2.048 MHz output clock synthesized to RCLK is available for use as a backplane system clock (where n = 1, 2, 4, or 8). The DS2148 has diagnostic capabilities such as loopbacks and PRBS pattern generation/detection. 16-bit loop-up and loop-down codes can be generated and detected. The device can be controlled via an 8-bit parallel MUX'd or non-MUX'd port, serial port or used in hardware mode. The device fully meets all of the latest E1 and T1 specifications including ANSI T1.403-1999, ANSI T1.408, AT&T TR 62411, ITU G.703, G.704, G.706, G.736, G.775, G.823, I.431, O.151, O.161, ETSI ETS 300 166, JTG.703, JTI.431, JJ-20.1, TBR12, TBR13, and CTR4.

TABLE OF CONTENTS

1.	LIST	OF FIGURES	4
2.		OF TABLES	
3.	INTR	ODUCTION	6
3.	1 D0	OCUMENT REVISION HISTORY	6
4.	PIN D	DESCRIPTION	9
5.		DWARE MODE	
5.		EGISTER MAP	
5.		ARALLEL PORT OPERATION	
5.		ERIAL PORT OPERATION	
6.	CONT	FROL REGISTERS	23
6.	1 DI	EVICE POWER-UP & RESET	26
7	STAT	US REGISTERS	29
8.	DIAG	NOSTICS	34
8.	1 IN	-BAND LOOP CODE GENERATION & DETECTION	34
8.	2 LC	DOPBACKS	38
	8.2.1	Remote Loopback (RLB)	38
	8.2.2	Local Loopback (LLB)	38
	8.2.3	Analog Loopback (LLB)	39
	8.2.4	Dual Loopback (DLB)	39
8.	3 PF	RBS GENERATION & DETECTION	39
8.	4 EF	RROR COUNTER	39
	8.4.1	Error Counter Update	40
8.	5 EF	RROR INSERTION	40
9.	ANAI	LOG INTERFACE	41
9.	1 RE	CEIVER	41
9.	2 TF	RANSMITTER	42
9.	3 JI	ΓΤΕR ATTENUATOR	42
9.	4 G.	703 SYNCHRONIZATION SIGNAL	43
10.	DS21	Q48 QUAD LIU	51
11.	DC C	HARACTERISTICS	55
12.	AC C	HARACTERISTICS	56
13.	MECI	HANICAL DIMENSIONS	65
13	3.1 M	ECHANICAL DIMENSIONS - QUAD VERSION	68

1. LIST OF FIGURES

Figure 3-1 DS2148 BLOCK DIAGRAM	
Figure 3-2 RECEIVE LOGIC	
Figure 3-3 TRANSMIT LOGIC	
Figure 4-1 PARALLEL PORT MODE PINOUT (BIS1 = 0, BIS0 = 1 or 0)	16
Figure 4-2 SERIAL PORT MODE PINOUT (BIS1 = 1, BIS0 = 0)	16
Figure 4-3 HARDWARE MODE PINOUT (BIS1 = 1, BIS0 = 1)	17
Figure 5-1 SERIAL PORT OPERATION FOR READ ACCESS (R=1) MODE 1	20
Figure 5-2 SERIAL PORT OPERATION FOR READ ACCESS MODE 2	
Figure 5-3 SERIAL PORT OPERATION FOR READ ACCESS MODE 3	21
Figure 5-4 SERIAL PORT OPERATION FOR READ ACCESS MODE 4	
Figure 5-5 SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) MODES 1&2	20
Figure 5-6 SERIAL PORT OPERATION FOR WRITE ACCESS MODES 3& 4	
Figure 9-1 BASIC INTERFACE	
Figure 9-2 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION	
Figure 9-3 PROTECTED INTERFACE USING EXTERNAL RECEIVE TERMINATION	47
Figure 9-4 E1 TRANSMIT PULSE TEMPLATE	48
Figure 9-5 T1 TRANSMIT PULSE TEMPLATE	49
Figure 9-6 JITTER TOLERANCE	50
Figure 9-7 JITTER ATTENUATION	50
Figure 10-1 BGA 12 x 12 PIN LAYOUT	54
Figure 12-1 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)	57
Figure 12-2 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)	57
Figure 12-3 MOTOROLA BUS TIMING (PBTS = 1, $BIS1 = 0$, $BIS0 = 0$)	58
Figure 12-4 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)	60
Figure 12-5 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)	60
Figure 12-6 MOTOROLA BUS READ TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)	61
Figure 12-7 MOTOROLA BUS WRITE TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)	61
Figure 12-8 SERIAL BUS TIMING (BIS1 = 1, BIS0 = 0)	62
Figure 12-9 RECEIVE SIDE TIMING	63
Figure 12-10 TRANSMIT SIDE TIMING	64

2. LIST OF TABLES

Table 4-1 BUS INTERFACE SELECTION	.9
Table 4-2 PIN ASSIGNMENT 1	10
Table 4-3 PIN DESCRIPTIONS (Sorted by Pin Name, DS2148T Pin Numbering)	11
Table 4-4 LOOP BACK CONTROL IN HARDWARE MODE	15
Table 4-5 TRANSMIT DATA CONTROL IN HARDWARE MODE	15
Table 4-6 RECEIVE SENSITIVITY SETTINGS	15
Table 4-7 MONITOR GAIN SETTINGS	15
Table 4-8 INTERNAL RX TERMINATION SELECT	15
Table 4-9 MCLK SELECTION	15
Table 5-1 REGISTER MAP	18
Table 6-1 MCLK SELECTION	24
Table 6-2 RECEIVE SENSITIVITY SETTINGS	26
Table 6-3 BACK PLANE CLOCK SELECT	
Table 6-4 MONITOR GAIN SETTINGS	27
Table 6-5 INTERNAL RX TERMINATION SELECT	28
Table 7-1 RECEIVED ALARM CRITERIA	30
Table 7-2 RECEIVE LEVEL INDICATION	33
Table 8-1 TRANSMIT CODE LENGTH	
Table 8-2 RECEIVE CODE LENGTH	
Table 8-3 DEFINITION OF RECEIVED ERRORS	
Table 8-4 FUNCTION OF ECRS BITS AND RNEG PIN	40
Table 9-1 LINE BUILD OUT SELECT FOR E1 IN REGISTER CCR4 (ETS = 0)	43
Table 9-2 LINE BUILD OUT SELECT FOR T1 IN REGISTER CCR4 (ETS = 1)	43
Table 9-3 TRANSFORMER SPECIFICATIONS FOR 5V OPERATION	44
Table 9-4 TRANSFORMER SPECIFICATIONS FOR 3.3V OPERATION	
Table 10-1 DS21Q48 PIN ASSIGNMENT	51

3. INTRODUCTION

The analog AMI/HDB3 waveform off of the E1 line or the AMI/B8ZS waveform off of the T1 line is transformer coupled into the RTIP and RRING pins of the DS2148. The user has the option to use internal termination, software selectable for $75/100/120\Omega$ applications, or external termination. The device recovers clock and data from the analog signal and passes it through the jitter attenuation MUX outputting the received line clock at RCLK and bipolar or NRZ data at RPOS and RNEG. The DS2148 contains an active filter that reconstructs the analog received signal for the nonlinear losses that occur in transmission. The receive circuitry is also configurable for various monitor applications. The device has a usable receive sensitivity of 0 dB to -43 dB for E1 and 0 dB to -36 dB for T1 which allows the device to operate on 0.63 mm (22AWG) cables up to 2.5 km (E1) and 6k feet (T1) in length. Data input at TPOS and TNEG is sent via the jitter attenuation MUX to the waveshaping circuitry and line driver. The DS2148 will drive the E1 or T1 line from the TTIP and TRING pins via a coupling transformer. The line driver can handle both CEPT 30/ISDN-PRI lines for E1 and long haul (CSU) or short haul (DSX-1) lines for T1.

DATE	CHANGE				
9-17-99	100Ω / 60Ω termination reversed in INTERNAL RX TERMINATION SELECT tables				
9-28-99	Add DS21Q48 pinout				
12-06-99	Correct VSM pin number in Q48 (12 x 12 BGA) from G5 to G4				
03-29-00	Add timing diagram for Status Register (write access mode); Add mechanical				
	dimensions for the quad version				
05-03-00	Timing diagram for Status Register (write access mode) added.				
	Elaboration on burst mode bit.				
	Add mechanical dimensions for the quad version.				

3.1 DOCUMENT REVISION HISTORY

Figure 3-1 DS2148 BLOCK DIAGRAM




Figure 3-2 RECEIVE LOGIC





Figure 3-3 TRANSMIT LOGIC



4. PIN DESCRIPTION

The DS2148 can be controlled in a Parallel Port Mode, a Serial Port Mode, or a Hardware Mode. See Table 4-1. The Parallel and Serial Port Modes are described in Section 3, and the Hardware Mode is described below.

Table 4-1 BUS INTERFACE SELECTION				
BIS1 BIS0 BUS INTERFACE TYPE				
0	0	Parallel Port Mode (multiplexed)		
0	1	Parallel Port Mode (non-multiplexed)		
1	0	Serial Port Mode		
1	1	Hardware Mode		

Table 4-1 BUS INTERFACE SELECTION

Table 4-2 **PIN ASSIGNMENT**

DS2148T PIN #	DS2148G PIN#	I/O	Parallel Port Mode	Serial Port Mode	Hardware Mode
1	C3	Ι	CS*	CS*	EGL
2	C2	Ι	RD*(DS*)	NA	ETS
3	B1	Ι	WR*(R/W*)	NA	NRZE
4	D2	Ι	ALE(AS)	NA	SCLKE
5	C1	Ι	NA	SCLK	L2
6	D3	Ι	NA	SDI	L1
7	D1	I/O	A4	SDO	LO
8	E1	Ι	A3	ICES	DJA
9	F2	Ι	A2	OCES	JAMUX
10	F1	Ι	A1	NA	JAS
11	G1	Ι	A0	NA	HBE
12	E3	I/O	D7/AD7	NA	CES
13	F3	I/O	D6/AD6	NA	TPD
14	G2	I/O	D5/AD5	NA	TX0
15	F4	<u> </u>	D4/AD4	NA	TX1
16	G3	<u>I/O</u>	D3/AD3	NA	LOOP0
17	E4	<u>I/O</u>	D2/AD2	NA	LOOP1
18	G4	<u>I/O</u>	D1/AD1	NA	MM0
10	F5	<u> </u>	D0/AD0	NA	MM0 MM1
20	G5	<u> </u>	VSM	VSM	VSM
20	F6	-	VDD	VDD	VDD
22	G6	_	VSS	VSS	VSS
23	E5	I/O	INT*	INT*	RT1
23	E6	0	PBEO	PBEO	PBEO
25	F7	0	RCL/LOTC	RCL/LOTC	RCL
26	D6	I	TEST	TEST	TEST
20	D0	I	RTIP	RTIP	RTIP
28	D5	I	RRING	RRING	RRING
20	C6	I	HRST*	HRST*	HRST*
30	C7	I	MCLK	MCLK	MCLK
31	B6	0	BPCLK	BPCLK	BPCLK
32	B0 B7	I	BISO	BISO	BISO
33	A7	I	BIS0	BIS0 BIS1	BIS1
33	C5	0	TTIP	TTIP	TTIP
35	B5	-	VSS	VSS	VSS
35	A6	_	VDD	VDD	VDD
30	B4	0	TRING	TRING	TRING
38	C4	0	RPOS	RPOS	RPOS
<u> </u>		0		RNEG	
<u> </u>	A4 B3	0	RNEG RCLK	RCLK	RNEG RCLK
41	A3	<u>I</u>	TPOS	TPOS	TPOS
42	B2	<u>I</u>	TNEG	TNEG	TNEG
43	A2	<u>I</u>	TCLK	TCLK	TCLK
44	A1	Ι	PBTS	NA	RT0

Table 4-3 PIN DESCRIPTIONS (Sorted by Pin Name, DS2148T Pin Numbering)					
Acronym Pin I/O Description					
A0 11 I Address Bus. In non-multiplexed bus o	peration (BIS1 = 0 , BIS0 =				
To to 1), serves as the address bus. In multiple	exed bus operation (BIS1 =				
A4 7 0 , BIS $0 = 0$), these pins are not used and	should be tied low.				
ALE 4 I Address Latch Enable (Address Strob	e). When using the parallel				
(AS) port (BIS1 = 0) in multiplexed bus mode	e (BIS0 = 0), serves to				
demultiplex the bus on a positive-going of	edge. In non-multiplexed				
bus mode (BIS $0 = 1$), should be tied low	·. ·				
BISO/ 32/ I Bus Interface Select Bits 0 & 1. Used t					
BIS1 33 option. See Table 4-1 for details.					
BPCLK 31 O Back Plane Clock. A 16.384 MHz, 8.19	92 MHz, 4.096 MHz, or				
2.048 MHz clock output that is reference	ed to RCLK selectable via				
CCR5.7 and CCR5.6. In hardware mode					
output.					
CES 12 I Receive & Transmit Clock Edge Selec	t. Selects which RCLK				
edge to update RPOS and RNEG and wh					
TPOS and TNEG. CES combines TCES					
(CCR2.0)					
0 = update RNEG/RPOS on rising edge	of RCLK; sample				
TPOS/TNEG on falling edge of TCLK					
1 = update RNEG/RPOS on falling edge	of RCLK; sample				
TPOS/TNEG on rising edge of TCLK					
CS* 1 I Chip Select. Must be low to read or wri	ite to the device. CS* is an				
active low signal.					
D0 / AD019I/OData Bus / Address/Data Bus. In non-non-non-non-non-non-non-non-non-no	multiplexed bus operation				
To to $(BIS1 = 0, BIS0 = 1)$, serves as the data	bus. In multiplexed bus				
D7 / AD7 12 operation (BIS1 = 0, BIS0 = 0), serves as	s an 8-bit multiplexed				
address/data bus.					
DJA8IDisable Jitter Attenuator.					
0 = jitter attenuator enabled					
1 = jitter attenuator disabled					
EGL1IReceive Equalizer Gain Limit. This bi	t controls the sensitivity of				
the receive equalizer. See Table 4-6.					
<u>ETS</u> 2 I E1/T1 Select.					
0 = E1					
1 = T1					
HBE 11 I Receive & Transmit HDB3/B8ZS Ena	ble. HBE combines RHBE				
(CCR2.3) and THBE (CCR2.2).					
0 = enable HDB3 (E1) / B8ZS (T1)					
1 = disable HDB3 (E1) / B8ZS (T1)					
HRST* 29 I Hardware Reset. Bringing HRST* low					
setting all control bits to their default sta					
ICES 8 I Input Clock Edge Select. Selects wheth					
(SDI) is sampled on rising (ICES =0) or	talling edge (ICES = 1) of $($				
SCLK.					
INT* 23 O Interrupt [INT*] pin 23. Flags host co	-				
	NATATION DESIGNATION AND LODGE				
and change of conditions defined in the solution open drain output.	Status Register. Active low,				

Acronym	Pin	I/O	Description
JAMUX	9	Ι	Jitter Attenuator MUX. Controls the source for JACLK. See
			Figure 3-1 and Table 4-9.
			0 = JACLK sourced from MCLK (2.048 MHz or 1.544 MHz at
			MCLK)
	10	-	1 = JACLK sourced from internal PLL (2.048 MHz at MCLK)
JAS	10	Ι	Jitter Attenuator Select.
			0 = place the jitter attenuator on the receive side
	7/	I	1 = place the jitter attenuator on the transmit sideTransmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These
<u>L0/L1/L2</u>	6/	1	inputs determine the waveshape of the transmitter. See Table 9-1 &
	0/ 5		Table 9-2.
LOOP0/	16/	Ι	Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine
LOOP1	17	-	the active loopback mode (if any). See Table 4-4.
MCLK	30	Ι	Master Clock. A 2.048 MHz (+/-50 ppm) clock source with TTL
			levels is applied at this pin. This clock is used internally for both
			clock/data recovery and for jitter attenuation. Use of a T1 1.544
			MHz clock source is optional.
			See note 2 on clock accuracy at the end of this table.
<u>MM0/</u>	18/	Ι	Monitor Mode Select Bits 0 & 1 [H/W Mode]. These inputs
<u>MM1</u>	19		determine if the receive equalizer is in a monitor mode. See Table
NT A		т	4-7.
NA	-	Ι	Not Assigned. Should be tied low.
NRZE	3	Ι	NRZ Enable [H/W Mode].
			0 = Bipolar data at RPOS/RNEG and TPOS/TNEG
			1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a
			positive going pulse when device receives a BPV, CV, or EXZ.
<u>OCES</u>	9	Ι	Output Clock Edge Select. Selects whether the serial port data
			output (SDO) is valid on the rising (OCES = 1) or falling edge
DDDO	24		(OCES = 0) of SCLK.
PBEO	24	0	PRBS Bit Error Output. The receiver will constantly search for a 2^{15} 1 and 2^{20} 1 PRDS 1 and 15 a
			2^{15} -1 or a 2^{20} -1 PRBS depending on the ETS bit setting (CCR1.7). Remains high if out of synchronization with the PRBS pattern.
			Goes low when synchronized to the PRBS pattern. Any errors in the
			received pattern after synchronization will cause a positive going
			pulse (with same period as E1 or T1 clock) synchronous with
			RCLK. PRBS bit errors can also be reported to the ECR1 and
			ECR2 registers by setting CCR6.2 to a logic 1.
PBTS	44	Ι	Parallel Bus Type Select. When using the parallel port (BIS1 = 0),
			set high to select Motorola bus timing, set low to select Intel bus
			timing. This pin controls the function of the RD*(DS*), ALE(AS),
			and $WR^*(R/W^*)$ pins. If PBTS = 1 and BIS1 = 0, then these pins
			assume the Motorola function listed in parenthesis (). In serial port
	40		mode, this pin should be tied low.
RCLK	40	0	Receive Clock. Buffered recovered clock from the line.
			Synchronous to MCLK in absence of signal at RTIP and RRING.

Acronym	Pin	I/O	Description
RD*	2	Ι	Read Input (Data Strobe). RD* and DS* are active low signals.
(DS*)			DS active low when in non-multiplexed, Motorola mode. See the
			Bus Timing Diagrams in section 5.
RCL/	25	0	Receive Carrier Loss / Loss of Transmit Clock. An output which
LOTC			will toggle high during a receive carrier loss (CCR2.7 = 0) or will
			toggle high if the TCLK pin has not been toggled for 5 μ sec ± 2
			μ sec (CCR2.7 = 1). CCR2.7 defaults to logic 0 when in hardware
			mode.
RNEG	39	0	Receive Negative Data. Updated on the rising edge ($CCR2.0 = 0$)
			or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out
			of the line interface. Set NRZE (CCR1.6) to a one for NRZ
			applications. In NRZ mode, data will be output on RPOS while a
			received error will cause a positive-going pulse synchronous with
			RCLK at RNEG. See section 8.4 for details.
RPOS	38	0	Receive Positive Data. Updated on the rising edge ($CCR2.0 = 0$) or
			the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the
			line interface. Set NRZE (CCR1.6) to a one for NRZ applications.
			In NRZ mode, data will be output on RPOS while a received error
			will cause a positive-going pulse synchronous with RCLK at RNEG.
			See section 8.4 for details.
<u>RT0/</u>	44/	Ι	Receive LIU Termination Select Bits 0 & 1 [H/W Mode]. These
<u>RT1</u>	23		inputs determine the receive termination. See Table 4-8.
RTIP/	27/	Ι	Receive Tip and Ring. Analog inputs for clock recovery circuitry.
RRING	28		These pins connect via a 1:1 transformer to the line. See Section 7
	_	-	for details.
<u>SCLK</u>	5	Ι	Serial Clock. Serial bus clock input.
SCLKE	4	Ι	Receive & Transmit Synchronization Clock Enable. SCLKE
			combines RSCLKE (CCR5.3) and TSCLKE (CCR5.2).
			0 = disable 2.048 MHz synchronization transmit and receive mode
			1 = enable 2.048 MHz synchronization transmit and receive mode
<u>SDI</u>	6	Ι	Serial Data Input. Sampled on rising edge (ICES = 0) or the
			falling edge (ICES = 1) of SCLK.
<u>SDO</u>	7	0	Serial Data Output. Valid on the falling edge (OCES = 0) or the
		_	rising edge (OCES = 1) of SCLK.
TCLK	43	Ι	Transmit Clock. A 2.048 MHz or 1.544 MHz primary clock. Used
			to clock data through the transmit side formatter. Can be sourced
			internally by MCLK or RCLK. See Common Control Register 1
TEOT	26	т	and Figure 3-3.
TEST	26	Ι	3-State Control. Set high to tri-state all outputs and I/O pins
			(including the parallel control port). Set low for normal operation.
	40		Useful in board level testing.
TNEG	42	Ι	Transmit Negative Data. Sampled on the falling edge (CCR2.1 = $(CCR2.1 + 1) + (CCR2.1 + 1) + $
			0) or the rising edge (CCR2.1 = 1) of TCLK for data to be
			transmitted out onto the line.

Acronym	Pin	I/O	Description
TPD	13	Ι	Transmit Power Down.
			0 = normal transmitter operation
			1 = powers down the transmitter and tri-states the TTIP and TRING
			pins
TPOS	41	Ι	Transmit Positive Data. Sampled on the falling edge (CCR2.1 = 0)
			or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted \Box
			out onto the line.
TTIP/	34/	0	Transmit Tip and Ring [TTIP & TRING]. Analog line driver
TRING	37		outputs. These pins connect via a step-up transformer to the line.
			See Section 7 for details.
<u>TX0/</u>	14/	Ι	Transmit Data Source Select Bits 0 & 1 [H/W Mode]. These
<u>TX1</u>	15		inputs determine the source of the transmit data. See Table 4-5.
VDD	21/	-	Positive Supply. 5.0 volts +/-5% or 3.3 volts +/-5%.
	36		
VSM	20	Ι	Voltage Supply Mode. Determines 3.3V or 5V mode. Tie low for
			3.3V operation and high for 5V operation.
VSS	22/	-	Signal Ground.
	35		
WR*	3	Ι	Write Input (Read/Write). WR* is an active low signal. See the
(R/W*)			Bus Timing Diagrams in section 12.

NOTES:

- 1. Serial Port Mode pins are double <u>underlined</u> and Hardware Mode pins are single <u>underlined</u>.
- 2. G.703 requires an accuracy of +/-50 ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of +/- 32 ppm for T1 interfaces.
- 3. * Denotes active low.

Table 4-4 LOOP BACK CONTROL IN HARDWARE MODE

LOOPBACK	SYMBOL	CONTROL BIT	LOOP1	LOOP0
Remote Loop Back	RLB	CCR6.6	1	1
Local Loop Back	LLB	CCR6.7	1	0
Analog Loop Back	ALB	CCR6.4	0	1
No Loop Back	-	-	0	0

Table 4-5 TRANSMIT DATA CONTROL IN HARDWARE MODE

TRANSMIT DATA	SYMBOL	CONTROL BIT	TX1	TX0
Transmit Unframed All Ones	TUA1	CCR3.7	1	1
Transmit Alternating Ones and Zeros	TAOZ	CCR3.5	1	0
Transmit PRBS	TPRBSE	CCR3.4	0	1
TPOS and TNEG	-	-	0	0

Table 4-6 RECEIVE SENSITIVITY SETTINGS

EGL	ETS	RECEIVE SENSITIVITY
(CCR4.4)	(CCR1.7)	
0	0 (E1)	-12 dB (short haul)
1	0 (E1)	-43 dB (long haul)
1	1 (T1)	-30 dB (limited long haul)
0	1 (T1)	-36 dB (long haul)

Table 4-7 MONITOR GAIN SETTINGS

MM1 (CCR5.5)	MM0 (CCR5.4)	INTERNAL LINEAR GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

Table 4-8 INTERNAL RX TERMINATION SELECT

RT1	RT0	INTERNAL RECEIVE
(CCR5.1)	(CCR5.0)	TERMINATION CONFIGURATION
0	0	Internal receive-side termination disabled
0	1	Internal receive-side 120Ω enabled
1	0	Internal receive-side 100Ω enabled
1	1	Internal receive-side 75Ω enabled

Table 4-9 MCLK SELECTION

MCLK	JAMUX (CCR1.3)	ETS (CCR1.7)
2.048 MHz	0	0
2.048 MHz	1	1
1.544 MHz	0	1

Figure 4-1 PARALLEL PORT MODE PINOUT (BIS1 = 0, BIS0 = 1 or 0)

	4	43	42	41	40	39	38	37	36	35	34		
	PBTS	TCLK	TNEG	TPOS	RCLK	RNEG	RPOS	TRING	VDD	SSA	TTIP		
1 CS*								<u>,</u>				BIS1 3	3 tie low
2 RD (D	S)											BIS0 3	tie low (MUX) or high (non-MUX)
3 WR* (R/W*)											BPCLK 3	1
4 ALE (AS)											MCLK 3	D
5 NA				_	-	5214	-					HRST* 2	9
6 NA						ilei erati	Pori	t				RRING 2	В
7 A4			(-		pins	low)				RTIP 2	7
8 A3												TEST 2	6
9 A2											RCL	L/LOTC 2	5
10 A1												PBEO 2	4
11 A0	AD7/D7	AD6/D6	AD5/D5	AD4/D4	AD3/D3	AD2/D2	AD1/D1	AD0/D0	2	2	_	INT* 2	3
									VSM	VDD	VSS		
	12	13	14	15	16	17	18	19	20	21	22		

Figure 4-2 SERIAL PORT MODE PINOUT (BIS1 = 1, BIS0 = 0)

	tie low												
	44 PBTS	43 TCLK	42 TNEG	41 TPOS	40 RCLK	39 RNEG	38 RPOS	37 TRING	36 VDD	35 VSS	34 TTIP		
1 CS*								C)				BIS1 33	tie high
2 NA												BIS0 32	tie low
3 NA												BPCLK 31	
4 NA												MCLK 30	
5 SCLK					-	214	-					HRST* 29	
6 SDI						al P erati						RRING 28	
7 SDO					-	all NA		low)				RTIP 27	
8 ICES				(11010			(pine	1011)				TEST 26	
9 OCES											RCI	L/LOTC 25	
10 NA												PBEO 24	
11 NA									_	_		INT* 23	
	NA	NA	NA	AN	NA	NA	NA	AN	VSM	VDD	SSA		
	12	13	14 14	15	16	17	18	19	20	21	22		

Figure 4-3 HARDWARE MODE PINOUT (BIS1 = 1, BIS0 = 1)

	44	43	42	41	40	39	38	37	36	35	34			
	RTO	TCLK	TNEG	TPOS	RCLK	RNEG	RPOS	TRING	VDD	VSS	TTIP			
1 EGL								07				BIS1	33	tie high
2 ETS												BIS0	32	tie high
3 NRZE											E	BPCLK	31	
4 SCLKE												MCLK	30	
5 L2						214	-				I	HRST*	29	
6 L1				-	Haro Ope						F	RRING	28	
7 L0					- 1							RTIP	27	
8 DJA												TEST	26	
9 JAMUX												RCL	25	
10 JAS												PBEO	24	
11 HBE	~				Б	Б	2	~	_	_		RT1	23	
	CES	TPD	TX0	TX1	LOOPO	LOOP1	MMO	MM1	VSM		VSS			
	12	13	14	15	16	17	18	19	20	21	22			

5. HARDWARE MODE

In hardware mode (BIS1 = 1, BIS0 = 1), pins 1-19, 23, 25, 31, and 44 are redefined to be used for initializing the DS2148. BPCLK (pin 31) defaults to a 16.384 MHz output when in hardware mode. The RCL/LOTC (pin 25) is designated to RCL when in hardware mode. JABDS (CCR4.2) defaults to logic 0. The RHBE (CCR2.3) and THBE (CCR2.2) control bits are combined and controlled by HBE at pin 11 while the RSCLKE (CCR5.3) and TSCLKE (CCR5.2) bits are combined and controlled by SCLKE at pin 4. TCES (CCR2.1) and RCES (CCR2.0) are combined and controlled by CES at pin 12. The transmitter functions are combined and controlled by TX1 (pin 15) and TX0 (pin 14). The loopback functions are controlled by LOOP1 (pin 17) and LOOP0 (pin 16). All other control bits default to the logic 0 setting.

5.1 Register Map

Table 5-1 REGISTER MAP

ACRONYM	REGISTER NAME	R/W	PARALLEL PORT MODE	SERIAL PORT MODE
			in obl	See notes 2 - 5
				(msb) (lsb)
CCR1	Common Control Register 1	R/W	00h	B000 000R
CCR2	Common Control Register 2	R/W	01h	B000 001R
CCR3	Common Control Register 3	R/W	02h	B000 010R
CCR4	Common Control Register 4	R/W	03h	B000 011R
CCR5	Common Control Register 5	R/W	04h	B000 100R
CCR6	Common Control Register 6	R/W	05h	B000 101R
SR	Status Register	R	06h	B000 110R
IMR	Interrupt Mask Register	R/W	07h	B000 111R
RIR1	Receive Information Register 1	R	08h	B001 000R
RIR2	Receive Information Register 2	R	09h	B001 001R
IBCC	In-Band Code Control Register	R/W	0Ah	B001 010R
TCD1	Transmit Code Definition Register 1	R/W	0Bh	B001 011R
TCD2	Transmit Code Definition Register 2	R/W	0Ch	B001 100R
RUPCD1	Receive Up Code Definition Register 1	R/W	0Dh	B001 101R
RUPCD2	Receive Up Code Definition Register 2	R/W	0Eh	B001 110R
RDNCD1	Receive Down Code Definition Register 1	R/W	0Fh	B001 111R
RDNCD2	Receive Down Code Definition Register 2	R/W	10h	B010 000R
ECR1	Error Count Register 1	R	11h	B010 001R
ECR2	Error Count Register 2	R	12h	B010 010R
TEST1	Test 1	R/W	13h	B010 011R
TEST2	Test 2	R/W	14h	B010 100R
TEST2	Test 3	R/W	15h	B010 101R
-	-	-	See note 1	-

NOTES:

- 1. Register addresses 16h to 1Fh do not exist.
- 2. In the Serial Port Mode, the LSB is on the right hand side.
- 3. In the Serial Port Mode, data is read and written LSB first.
- 4. In the Serial Port Mode, the A bit (the LSB) determines whether the access is a read (R = 1) or a write (R = 0).
- 5. In the Serial Port Mode, the B bit (the MSB) determines whether the access is a burst access (B = 1) or a single register access (B = 0).

5.2 PARALLEL PORT OPERATION

When using the parallel interface on the DS2148 (BIS1 = 0) the user has the option for either multiplexed bus operation (BIS1 = 0, BIS0 = 0) or non-multiplexed bus operation (BIS1 = 0, BIS0 = 1). The DS2148 can operate with either Intel or Motorola bus timing configurations. If the PBTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in Section 12 for more details.

5.3 SERIAL PORT OPERATION

Setting BIS1 = 1 and BIS0 = 0 enables the serial bus interface on the DS2148. Port read/write timing is unrelated to the system transmit and receive timing, allowing asynchronous reads or writes by the host. See Section 12 for the AC timing of the serial port. All serial port accesses are LSB first. See Figure 5-1, Figure 5-2, Figure 5-3, and Figure 5-4 for more details.

Reading or writing to the internal registers requires writing one address/command byte prior to transferring register data. The first bit written (LSB) of the address/command byte specifies whether the access is a read (1) or a write (0). The next 5 bits identify the register address. Bit 7 is reserved and must be set to 0 for proper operation.

The last bit (MSB) of the address/command byte is the burst mode bit. When the burst bit is enabled (set to 0) and a READ operation is performed, addresses 0 through 16h are read sequentially, starting at address 0h. And when the burst bit is enabled and a WRITE operation is performed, addresses 0 through 16h are written sequentially, starting at address 0h. Burst operation is stopped once address 16h is read. See Figure 5-5 and Figure 5-6 for more details.

All data transfers are initiated by driving the CS* input low. When Input Clock-Edge Select (ICES) is low, input data is latched on the rising edge of SCLK and when ICES is high, input data is latched on the falling edge of SCLK. When Output Clock-Edge Select (OCES) is low, data is output on the falling edge of SCLK and when OCES is high, data is output on the rising edge of SCLK. Data is held until the next falling or rising edge. All data transfers are terminated if the CS* input transitions high. Port control logic is disabled and SDO is tri-stated when CS* is high.

Figure 5-1 SERIAL PORT OPERATION FOR READ ACCESS (R=1) MODE 1

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)




Figure 5-2 SERIAL PORT OPERATION FOR READ ACCESS MODE 2

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




Figure 5-3 SERIAL PORT OPERATION FOR READ ACCESS MODE 3

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




Figure 5-4 SERIAL PORT OPERATION FOR READ ACCESS MODE 4

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)






Figure 5-5 SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) MODES 1 & 2



ICES = 1 (sample SDI on the falling edge of SCLK)

Figure 5-6 SERIAL PORT OPERATION FOR WRITE ACCESS (R=0) MODES 3 & 4

ICES = 0 (sample SDI on the rising edge of SCLK)



6. CONTROL REGISTERS

(MSB) (LSB) ETS NRZE RCLA ECUE TTOJ TTOR LOTCMC JAMUX NAME AND DESCRIPTION **SYMBOL POSITION** E1/T1 Select. ETS **CCR1.7** 0 = E11 = T1NRZE **CCR1.6** NRZ Enable. 0 = Bipolar data at RPOS/RNEG and TPOS/TNEG 1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a positive going pulse when device receives a BPV, CV, or EXZ. **RCLA CCR1.5 Receive Carrier Loss Alternate Criteria.** 0 = RCL declared upon 255 (E1) or 192 (T1) consecutive zeros 1 = RCL declared upon 2048 (E1) or 1544 (T1) consecutive zeros ECUE **CCR1.4 Error Counter Update Enable.** A 0 to 1-transition forces the next clock cycle to load the error counter registers with the latest counts and reset the counters. The user must wait a minimum of two clocks cycles (976ns for E1 and 1296ns for T1) before reading the error count registers to allow for a proper update. See Section 6 for details. JAMUX **CCR1.3** Jitter Attenuator MUX. Controls the source for JACLK. See Figure 3-1. 0 =JACLK sourced from MCLK (2.048 MHz or 1.544 MHz at MCLK) 1 = JACLK sourced from internal PLL (2.048 MHz at MCLK) TTOJ **CCR1.2** TCLK to JACLK. Internally connects TCLK to JACLK. See Figure 3-3. 0 = disabled1 = enabled**CCR1.1** TTOR TCLK to RCLK. Internally connects TCLK to RCLK. See Figure 3-3 0 = disabled1 = enabledLOTCMC **CCR1.0** Loss Of Transmit Clock Mux Control. Determines whether the transmit logic should switch to JACLK if the TCLK input should fail to transition. See Figure 3-3. 0 =do not switch to JACLK if TCLK stops 1 = switch to JACLK if TCLK stops

CCR1 (00H): COMMON CONTROL REGISTER 1

Table 6-1 MCLK SELECTION

MCLK	JAMUX (CCR1.3)	ETS (CCR1.7)
2.048 MHz	0	0
2.048 MHz	1	1
1.544 MHz	0	1

CCR2 (01H): COMMON CONTROL REGISTER 2

MSB)	,	at = <i>c</i>	D			(LSB)
P25S	n/a SCLD	CLDS	RHBE	THBE	TCES	RCES
SYMBOL	POSITION	NAME A	ND DESCRII	PTION		
P25S	CCR2.7		ect. Forced to s high during a	-		
			s high if TCL			
-	CCR2.6	00	ned. Should l			•
SCLD	CCR2.5	Short Cire	cuit Limit Dis	able (ETS =	0). Controls	the 50 mA
		(rms) curre	ent limiter.			
		0 = enable	50 mA curren	t limiter		
			e 50 mA curr			
CLDS	CCR2.4		ine Driver Se	-		
			e operation of			
			one and CCR4			
			l generate a sq			
		-	stead of a norn			
			CR4.5 = CCR4		,	
			and TRING	-	-	
			their normal p			
			for normal o			ontact the
		•	more details		this bit.	
RHBE	CCR2.3		DB3/B8ZS E			
			HDB3 (E1) /			
	CODAA		e HDB3 (E1) /	• •		
THBE	CCR2.2		HDB3/B8ZS			
			HDB3 (E1) /	. ,		
TOPS			HDB3 (E1) /	· · ·		Zadaata
TCES	CCR2.1		Clock Edge S		s which ICLr	c edge to
		-	OS and TNEC TPOS and TI		a adaa of TC	IV
		-	e TPOS and The TPO		0 0	
			ティモマスタ ねけい しし	NEAT OF LISTIC		V
RCES	CCP20					
RCES	CCR2.0	Receive C	lock Edge Sel	lect. Selects		
RCES	CCR2.0	Receive C update RP		l ect. Selects v 3.	which RCLK	edge to

CCR3 (02H): COMMON CONTROL REGISTER 3

(MSB)		(LSB)			
TUA1 AT	JA1 TAOZ	TPRBSETLCELIRSTIBPVIBE			
SYMBOL	POSITION	NAME AND DESCRIPTION			
TUA1	CCR3.7	 Transmit Unframed All Ones. The polarity of this bit is set such that the device will transmit an all ones pattern on power-up or device reset. This bit must be set to a one to allow the device to transmit data. The transmission of this data pattern i always timed off of the JACLK (see Figure 3-1). 0 = transmit all ones at TTIP and TRING 1 = transmit data normally 			
ATUA1	CCR3.6	Automatic Transmit Unframed All Ones. Automatically transmit an unframed all ones pattern at TTIP and TRING during a receive carrier loss (RCL) condition. 0 = disabled 1 = enabled			
TAOZ	CCR3.5	Transmit Alternate Ones and Zeros. Transmit a 101010 pattern at TTIP and TRING. The transmission of this data pattern is always timed off of TCLK (see Figure 3-1) 0 = disabled 1 = enabled			
TPRBSE	CCR3.4	Transmit PRBS Enable. Transmit a $2^{15} - 1$ (E1) or a $2^{20} - 1$ (T1) PRBS at TTIP and TRING. 0 = disabled			
TLCE	1 = enabledCCR3.3 Transmit Loop Code Enable. Enables the transmit transmit the loop up code in the Transmit Code D registers (TCD1 and TCD2). See Section 6 for de 0 = disabled				
LIRST	CCR3.2	 1 = enabled Line Interface Reset. Setting this bit from a zero to a one w initiate an internal reset that resets the clock recovery state machine and recenters the jitter attenuator. Normally this bit i only toggled on power-up. Must be cleared and set again for a subsequent reset. 			
IBPV	CCR3.1	Insert BPV. A 0 to 1 transition on this bit will cause a single BiPolar Violation (BPV) to be inserted into the transmit data stream. Once this bit has been toggled from a 0 to a 1, the device waits for the next occurrence of three consecutive ones to insert the BPV. This bit must be cleared and set again for a subsequent error to be inserted. See Figure 3-3.			
IBE	CCR3.0	 Insert Bit Error. A 0 to 1 transition on this bit will cause a single logic error to be inserted into the transmit data stream. This bit must be cleared and set again for a subsequent error to be inserted. See Figure 3-3. 			

6.1 DEVICE POWER-UP & RESET

The DS2148 will reset itself upon power-up setting all writeable registers to 00h and clear the status and information registers. CCR3.7 (TUA1) = 0 results in the LIU transmitting unframed all ones. After the power supplies have settled following power-up, initialize all control registers to the desired settings, then toggle the LIRST bit (CCR3.2). At anytime, the DS2148 can be reset to the default settings by bringing HRST* (pin 29) low (level triggered) or by powering down and powering up again.

CCR4 (03H): COMMON CONTROL REGISTER 4

(MSB)	,						(LSB)		
L2	L1	LO	EGL	JAS	JABDS	DJA	TPD		
SYMBO)L I	POSITION	NAME AND DESCRIPTION						
L2		CCR4.7	Line Build Out Select Bit 2. Sets the transmitter build out; se Table 9-1 for E1 and Table 9-2 for T1.						
L1		CCR4.6			Bit 1. Sets the ble 9-2 for T1.		uild out; see		
L0	L0 CCR4.5		Line Build Out Select Bit 0. Sets the transmitter build out; see Table 9-1 for E1 and Table 9-2 for T1.						
EGL	EGL CCR4.4			Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer. See Table 6-2.					
JAS	JAS CCR4.3			Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place the jitter attenuator on the transmit side					
JABDS	JABDS CCR4.2			Jitter Attenuator Buffer Depth Select. 0 = 128 bits 1 = 32 bits (use for delay sensitive applications)					
DJA		CCR4.1	Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator disabled						
TPD CCR4.0			Transmit $1 = 0 = normal$	Power Down transmitter o down the tra	•	ri-states the T	TIP and		

Table 6-2 RECEIVE SENSITIVITY SETTINGS

EGL (CCR4.4)	ETS (CCR1.7)	RECEIVE SENSITIVITY
0	0 (E1)	-12 dB (short haul)
1	0 (E1)	-43 dB (long haul)
1	1 (T1)	-30 dB (limited long haul)
0	1 (T1)	-36 dB (long haul)

CCR5 (04H):	CCR5 (04H): COMMON CONTROL REGISTER 5							
(MSB)		(LSB)						
BPCS1 B	PCS0 MM1	MM0 RSCLKE TSCLKE RT1 RT0						
SYMBOL	POSITION	NAME AND DESCRIPTION						
BPCS1	CCR5.7	Back Plane Clock Select 1. See Table 6-3 for details.						
BPCS0	CCR5.6	Back Plane Clock Select 0. See Table 6-3 for details						
MM1	CCR5.5	Ionitor Mode 1. See Table 6-4.						
MM 0	CCR5.4	Monitor Mode 0. See Table 6-4.						
RSCLKE	CCR5.3	Receive Synchronization Clock Enable. 0 = disable 2.048 MHz synchronization receive mode 1 = enable 2.048 MHz synchronization receive mode						
TSCLKECCR5.2Transmit Synchronization Clock Enable. 0 = disable 2.048 MHz transmit synchronization clock 1 = enable 2.048 MHz transmit synchronization clock								
RT1	CCR5.1	Receive Termination 1. See Table 6-5 for details.						
RT0	CCR5.0	Receive Termination 0 . See Table 6-5 for details.						

Table 6-3 BACK PLANE CLOCK SELECT

BPCS1 (CCR5.7)	BPCS0 (CCR5.6)	BPCLK FREQUENCY
0	0	16.384 MHz
0	1	8.192 MHz
1	0	4.096 MHz
1	1	2.048 MHz

Table 6-4 MONITOR GAIN SETTINGS

MM1 (CCR5.5)	MM0 (CCR5.4)	INTERNAL LINEAR GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

Table 6-5 INTERNAL RX TERMINATION SELECT

RT1 (CCR5.1)	RT0 (CCR5.0)	INTERNAL RECEIVE TERMINATION CONFIGURATION
0	0	Internal receive-side termination disabled
0	1	Internal receive-side 120Ω enabled
1	0	Internal receive-side 100Ω enabled
1	1	Internal receive-side 75Ω enabled

CCR6 (05H): COMMON CONTROL REGISTER 6

(MSB)				_			(LSB)	
LLB	RLB	ARLBE	ALB	RJAB	ECRS2	ECRS1	ECRS0	
SYMBOL POSITION			NAME AND DESCRIPTION					
LLB CCR6.7			Local LoopBack. In Local Loopback (LLB), transmit data will be looped back to the receive path passing through the jitter attenuator if it is enabled. Data in the transmit path will act as normal. See Figure 3-1 for details. 0 = loopback disabled 1 = loopback enabled					
RLB CCR6.6			 Remote LoopBack. In Remote Loopback (RLB), data output from the clock/data recovery circuitry will be looped back to the transmit path passing through the jitter attenuator if it is enabled. Data in the receive path will act as normal while data presented at TPOS and TNEG will be ignored. See Figure 3-1for details. 0 = loopback disabled 1 = loopback enabled 					
ARLBE CCR6.5		 Automatic Remote LoopBack Enable & Reset. When the bit is set high, the device will automatically go into remole loopback when it detects loop up code programmed into a Receive Loop Up Code Definition Registers (RUPCD1 a RUPCD2) for a minimum of 5 seconds and it will also set a RIR2.1 status bit. Once in a RLB state, it will remain in the state until it has detected the loop code programmed into a RDNCD2) for a minimum of 5 seconds at which point it w force the device out of RLB and clear RIR2.1. The automatic RLB circuitry can be reset by toggling this bit from a 1 to a The action of the automatic remote loopback circuitry logically OR'ed with the RLB (CCR6.6) control bit (i.e. eith one can cause a RLB to occur). Analog LoopBack. In Analog Loopback (ALB), signals 						
ALB		CCR6.4	Analog L TTIP and RRING. RRING w be transmit 0 = loopba		n Analog Lo be internally g signals, fro . The signals	y connected om the line, s at TTIP and	to RTIP and at RTIP and TRING will	

		DSET IO, Q IO
SYMBOL	POSITION	NAME AND DESCRIPTION
RJAB	CCR6.3	RCLK Jitter Attenuator Bypass. This control bit allows the receive recovered clock and data to bypass the jitter attenuation while still allowing the BPCLK output to use the jitter attenuator. See Figure 3-1 for details. 0 = disabled 1 = enabled
ECRS2	CCR6.2	Error Count Register Select 2. See Section 8.4 for details.
ECRS1	CCR6.1	Error Count Register Select 1. See Section 8.4 for details.
ECRS0	CCR6.0	Error Count Register Select 0. See Section 8.4 for details.

DS2148/Q48

7. STATUS REGISTERS

There are three registers that contain information on the current real time status of the device, Status Register (SR) and Receive Information Registers 1 & 2 (RIR1/RIR2). When a particular event has occurred (or is occurring), the appropriate bit in one of these three registers will be set to a one. Some of the bits in SR, RIR1, and RIR2 are latched bits and some are real time bits. The register descriptions below list which status bits are latched and which are real time bits. For latched status bits, when an event or an alarm occurs the bit is set to a one and will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again. Two of the latched status bits (RUA1 & RCL) will remain set after reading if the alarm is still present.

The user will always precede a read of any of the three status registers with a write. The byte written to the register will inform the DS2148 which bits the user wishes to read and have cleared. The user will write a byte to one of these registers with a one in the bit positions to be read and a zero in the other bit positions. When a one is written to a bit location, that location will be updated with the latest information. When a zero is written to a bit position, that bit position will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously with respect to their access via the parallel port. This write–read– write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2148 with higher–order software languages.

The bits in the SR register have the unique ability to initiate a hardware interrupt via the INT* output pin. Each of the alarms and events in the SR can be either masked or unmasked from the interrupt pin via the Interrupt Mask Register (IMR). The interrupts caused by the RCL, RUA1 and LOTC bits in SR act differently than the interrupts caused by the other status bits in SR. The RCL, RUA1 and LOTC bits will force the INT* pin low whenever they change state (i.e. go active or inactive). The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present. The other status bits in SR can force the INT* pin low when they are set. The INT* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT* pin will be allowed to return high (if no other interrupts are present) when they are set. The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

Table 7-1 RECEIVED ALARM CRITERIA

ALARM	E1/T1	SET CRITERIA	CLEAR CRITERIA
RUA1	E1	Less than 2 zeros in 2 frames	More than 2 zeros in 2 frames
		(512 bits)	(512 bits)
RUA1	T1	Over a 3 ms window, 5 or less	Over a 3 ms window, 6 or more
		zeros are received	zeros are received
RCL^1	E1	$255 (or 2048)^2$ consecutive zeros	In 255 bit times, at least 32 ones
		received	are received
		(G.775)	
RCL^1	T1	$192 (or 1544)^2$ consecutive zeros	14 or more ones out of 112
		are received	possible bit positions are
			received starting with the first
			one received

Note 1: Receive carrier loss (RCL) is also known as loss of signal (LOS) or Red Alarm in T1. **Note 2:** See CCR1.5 for details.

SR (06H): STATUS REGISTER

(MSB)							(LSB)	
LUP	LDN	LOTC	RUA1	RCL	TCLE	TOCD	PRBSD	
SYMBC	DL P	OSITION	NAME AN	D DESCRIP	TION			
LUP		SR.7		Code Detected				
(latched	(latched)			RUPCD1 and or details.	I RUPCD2 is	being receive	d. See	
LDN		SR.6	Loop Dow	n Code Detec	ted. Set whe	n the loop do	wn code	
(latched	(latched)		defined in registers RDNCD1 and RDNCD2 is being received.					
LOTC			See Section 6 for details.					
	LOTC SR.5 (real time)			Loss of Transmit Clock. Set when the TCLK pin has not transitioned for 5μ sec ($\pm 2\mu$ sec). Will force the LOTC pin high.				
RUA1	,	SR.4	Receive Unframed All Ones. Set when an unframed all ones					
(latched			code is received at RRING and RTIP. See Table 7-1 for details.					
RCL		SR.3	Receive Carrier Loss. Set when a receive carrier loss					
(latched	·		condition exists at RRING and RTIP. See Table 7-1for details.					
TCLE		SR.2	Transmit Current Limit Exceeded. Set when the 50 mA					
(real tim	(real time)			(rms) current limiter is activated whether the current limiter is enabled or not.				
TOCD)	SR.1	Transmit (Open Circuit	Detect. Set y	when the devi	ce detects	
(real tim	,			IP and TRINC				
PRBSI		SR.0	• •	ect. Set when			· · ·	
(real tim	e)		a 2^{20} -1 (T1)) Pseudo Ranc	lom Bit Seque	ence (PRBS).		

IMR (07H): INTERRUPT MASK REGISTER

•
(MSB)

(MSB)							(LSB)	
LUP	LDN	LOTC	RUA1	RCL	TCLE	TOCD	PRBSD	
SYMBO	L I	POSITION	NAME AN	D DESCRIP	TION			
LUP		IMR.7	Loop Up Code Detected. 0 = interrupt masked					
LDN		IMR.6	1 = interrupt enabled Loop Down Code Detected. 0 = interrupt masked					
LOTC		IMR.5	1 = interrupt enabled Loss of Transmit Clock. 0 = interrupt masked					
RUA1		IMR.4	1 = interrupt enabled Receive Unframed All Ones. 0 = interrupt masked					
RCL		IMR.3	 1 = interrupt enabled Receive Carrier Loss. 0 = interrupt masked 1 = interrupt enabled 					
TCLE		IMR.2	1	C urrent Limi ot masked	ter Exceeded	l.		
TOCD		IMR.1	-	Open Circuit ot masked	Detect.			
PRBSD)	IMR.0	PRBS Dete 0 = interrup 1 = interrup	e ction. ot masked				

RIR1 (08H): RECEIVE INFORMATION REGISTER 1

	•	•	10	
ſ	M	[S]	R)	

	.,				•				
(MSB)							(LSB)		
ZD	16ZD	HBD	RCLC	RUA1C	JALT	n/a	n/a		
SYMBO	DL	POSITION	NAME AN	ND DESCRIP	TION				
ZD (latched	l)	RIR1.7	eight (ETS	ct. Set when a = 1) consecut have been rece	ive zeros (reg	ardless of the	e length of		
16ZD (latched	l)	RIR1.6	Sixteen Zero Detect. Set when at least sixteen consecutive zeros (regardless of the length of the string) have been received. Will be cleared when read.						
HBD (latched	l)	RIR1.5	HDB3/B8ZS Word Detect. Set when an HDB3 (ETS = 0) or B8ZS (ETS = 1) code word is detected independent of whether the receive HDB3/B8ZS mode (CCR4.6) is enabled. Will be cleared when read. Useful for automatically setting the line coding.						
RCLC (latched		RIR1.4	6						
RUA10 (latched	-	RIR1.3	Receive Unframed All Ones Clear. Set when the unframed all ones signal is no longer detected. Will be cleared when read. See Table 7-1.						
JALT (latched	l)	RIR1.2	Jitter Attenuator Limit Trip. Set when the jitter attenuator FIFO reaches to within 4 bits of its useful limit. Will be cleared when read. Useful for debugging jitter attenuation operation.						
n/a		RIR1.1		ed. Could be					
n/a		RIR1.0	Not Assign	ed. Could be	any value wł	nen read.			

RIR2 (09H): RECEIVE INFORMAION REGISTER 2 (MSB) (LSB) RL3 RL2 RL1 RL0 ARLB SEC n/a n/a POSITION **SYMBOL** NAME AND DESCRIPTION **Receive Level Bit 3.** See Table 7-2. RL3 **RIR2.7** (real time) RL2 **RIR2.6** Receive Level Bit 2. See Table 7-2. (real time) **Receive Level Bit 1.** See Table 7-2. RL1 **RIR2.5** (real time) Receive Level Bit 0. See Table 7-2. RL0 **RIR2.4** (real time) **RIR2.3** Not Assigned. Could be any value when read. n/a n/a **RIR2.2** Not Assigned. Could be any value when read. ARLB **RIR2.1** Automatic Remote LoopBack Detected. This bit will be set to a one when the automatic Remote Loopback (RLB) circuitry (real time) has detected the presence of a loop up code for 5 seconds. It will remain set until the automatic RLB circuitry has detected the loop down code for 5 seconds. See Section 6 for more details. This bit will be forced low when the automatic RLB circuitry is disabled (CCR6.5 = 0). SEC **RIR2.0** One Second Timer. This bit will be set to a one on one-second boundaries as timed by the device based on the RCLK. It will (latched) be cleared when read.

Table 7-2 RECEIVE LEVEL INDICATION

RL3	RL2	RL1	RL0	Receive Level
				(dB)
0	0	0	0	Greater than -2.5
0	0	0	1	-2.5 to -5.0
0	0	1	0	-5.0 to -7.5
0	0	1	1	-7.5 to -10.0
0	1	0	0	-10.0 to -12.5
0	1	0	1	-12.5 to -15.0
0	1	1	0	-15.0 to -17.5
0	1	1	1	-20.0 to -22.5
1	0	0	0	-22.5 to -25.0
1	0	0	1	-25.0 to -27.5
1	0	1	0	-27.5 to -30.0
1	0	1	1	-30.0 to -32.5
1	1	0	0	-32.5 to -35.0
1	1	0	1	-35.0 to -37.5
1	1	1	0	-37.5 to -40.0
1	1	1	1	-40.0 to -42.5

8. DIAGNOSTICS

8.1 IN-BAND LOOP CODE GENERATION & DETECTION

The DS2148 has the ability to generate and detect a repeating bit pattern that is from one to eight or sixteen bits in length. To transmit a pattern, the user will load the pattern to be sent into the Transmit Code Definition (TCD1 and TCD2) registers and select the proper length of the pattern by setting the TC0 and TC1 bits in the In-Band Code Control (IBCC) register. When generating a 1, 2, 4, 8, or 16 bit pattern both the transmit code registers (TCD1 and TCD2) must be filled with the proper code. Generation of a 1, 3, 5, or 7-bit pattern only requires TCD1 to be filled. Once this is accomplished, the pattern will be transmit the standard "loop up" code for Channel Service Units which is a repeating pattern of ...10000100001... then 80h would be loaded into TCD1 and the length would set using TC1 and TC0 in the IBCC register to 5 bits.

The DS2148 can detect two separate repeating patterns to allow for both a "loop up" code and a "loop down" code to be detected. The user will program the codes to be detected in the Receive Up Code Definition (RUPCD1 and RUPCD2) registers and the Receive Down Code Definition (RDNCD1 and RDNCD2) registers and the length of each pattern will be selected via the IBCC register. The DS2148 will detect repeating pattern codes with bit error rates as high as 1×10^{-2} . The code detector has a nominal integration period of 48 ms, hence, after about 48 ms of receiving either code, the proper status bit (LUP at SR.7 and LDN at SR.6) will be set to a one. Normally codes are sent for a period of 5 seconds. It is recommended that the software poll the DS2148 every 100 ms to 1000 ms until 5 seconds has elapsed to insure that the code is continuously present.

(MSB)	-						(LSB)
TC1	TC0	RUP2	RUP1	RUP0	RDN2	RDN1	RDN0
SYMBO	DL P	OSITION	NAME AN	ND DESCRII	PTION		
TC1		IBCC.7	Transmit	Code Length	Definition B	it 1. See Tabl	le 8-1
TC0		IBCC.6	Transmit	Code Length	Definition B	it 0. See Tabl	le 8-1
RUP2		IBCC.5	Receive Up Code Length Definition Bit 2. See Table 8-2				
RUP1		IBCC.4	Receive Up Code Length Definition Bit 1. See Table 8-2				
RUP0)	IBCC.3	Receive U	p Code Leng	th Definition	Bit 0. See Ta	able 8-2
RDN2	2	IBCC.2	Receive De	own Code Le	ngth Definit	ion Bit 2. See	Table 8-2
RDN1		IBCC.1	Receive De	own Code Le	ngth Definit	ion Bit 1. See	Table 8-2
RDNO)	IBCC.0	Receive De	own Code Le	ngth Definit	ion Bit 0. See	Table 8-2

IBCC (0AH): IN–BAND CODE CONTROL REGISTER

Table 8-1 TRANSMIT CODE LENGTH

TC1	ТСО	LENGTH SELECTED
0	0	5 bits
0	1	6 bits / 3 bits
1	0	7 bits
1	1	16 bits / 8 bits / 4 bits / 2 bits / 1
		bits

Table 8-2 RECEIVE CODE LENGTH

RUP2/ RDN2	RUP1/ RDN1	RUP0/ RDN0	LENGTH SELECTED
0	0	0	1 bits
0	0	1	2 bits
0	1	0	3 bits
0	1	1	4 bits
1	0	0	5 bits
1	0	1	6 bits
1	1	0	7 bits
1	1	1	16 bits / 8 bits

TCD1 (0BH): TRANSMIT CODE DEFINITION REGISTER 1

(MSB)	-						(LSB)
C7	C6	C5	C4	C3	C2	C1	C0
SYMBO)L P	OSITION	NAME AN	ND DESCRII	PTION		
C7		TCD1.7	Transmit pattern.	Code Definit	ion Bit 7. Firs	st bit of the re	epeating
C6		TCD1.6	Transmit	Code Definit	ion Bit 6.		
C5		TCD1.5	Transmit	Code Definit	ion Bit 5.		
C4		TCD1.4	Transmit	Code Definit	ion Bit 4.		
C3		TCD1.3	Transmit	Code Definit	ion Bit 3.		
C2		TCD1.2	Transmit length is se	Code Definit	ion Bit 2. A D	Don't Care if	a 5-bit
C1		TCD1.1	•	Code Definit	ion Bit 1. A I	Don't Care if	a 5 or 6 bit
C0		TCD1.0	•	Code Definit	ion Bit 0. A I	Don't Care if	a 5, 6 or 7

TCD2 (00	CH): TRAN	NSMIT CO	DE DEFIN	TION REC	SISTER 2		
(MSB)							(LSB)
C15	C14	C13	C12	C11	C10	C9	C8
SYMBO	DL P	OSITION	NAME AN	ND DESCRII	PTION		
C15		TCD2.7	Transmit	Code Definit	ion Bit 15		
C14		TCD2.6	Transmit	Code Definit	ion Bit 14		
C13		TCD2.5	Transmit	Code Definit	ion Bit 13		
C12		TCD2.4	Transmit	Code Definit	ion Bit 12		
C11		TCD2.3	Transmit	Code Definit	ion Bit 11		
C10		TCD2.2	Transmit	Code Definit	ion Bit 10		
C9		TCD2.1	Transmit	Code Definit	ion Bit 9		
C8		TCD2.0	Transmit	Code Definit	ion Bit 8		

RUPCD1 (0DH): RECEIVE UP CODE DEFINITION REGISTER 1

(MSB)							(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	
SYMBO)L P	OSITION	NAME AN	ND DESCRII	PTION			
C7	R	UPCD1.7	Receive U ppattern.	p Code Defin	ition Bit 7. F	irst bit of the	repeating	
C6	R	UPCD1.6	Receive U length is se	p Code Defin elected.	ition Bit 6. A	Don't Care	if a 1-bit	
C5	R	UPCD1.5	5 Receive Up Code Definition Bit 5. A Don't Care if a 1 or 2 bit length is selected.					
C4	R	UPCD1.4						
C3	R	RUPCD1.3	Receive U bit length i	p Code Defin s selected.	ition Bit 3. A	Don't Care	if a 1 to 4	
C2	R	UPCD1.2	Receive U bit length i	p Code Defin s selected.	ition Bit 2. A	Don't Care	if a 1 to 5	
C1	R	UPCD1.1	Receive U bit length i	p Code Defin s selected.	ition Bit 1. A	Don't Care	if a 1 to 6	
C0	R	UPCD1.0	Receive U bit length i	p Code Defin s selected.	ition Bit 0. A	Don't Care	if a 1 to 7	

RUPCD2	(0EH): RE	ECEIVE UF	CODE D	EFINITION	NREGISTE	ER 2	
(MSB)							(LSB)
C15	C14	C13	C12	C11	C10	C9	C8
SYMBC	DL P	OSITION	NAME AN	ND DESCRI	PTION		
C15	F	RUPCD2.7	Receive U	p Code Defin	nition Bit 15		
C14	F	RUPCD2.6	Receive U	p Code Defin	ition Bit 14		
C13	F	RUPCD2.5	Receive U	p Code Defin	ition Bit 13		
C12	F	RUPCD2.4	Receive U	p Code Defin	nition Bit 12		
C11	R	RUPCD2.3	Receive U	p Code Defin	nition Bit 11		
C10	F	RUPCD2.2	Receive U	p Code Defin	nition Bit 10		
C9	F	RUPCD2.1	Receive U	p Code Defin	nition Bit 9		
C8	F	RUPCD2.0	Receive U	p Code Defin	nition Bit 8		

RDNCD1 (0FH): RECEIVE DOWN CODE DEFINITION REGISTER 1

(MSB)							(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	
SYMBO)L P	OSITION	NAME AN	ND DESCRII	PTION			
C7	R	DNCD1.7	Receive D repeating p	own Code De pattern.	efinition Bit 7	7. First bit of	the	
C6	R	DNCD1.6	Receive De length is se	own Code De elected.	efinition Bit (6. A Don't Ca	re if a 1-bit	
C5	R	DNCD1.5	Receive Down Code Definition Bit 5. A Don't Care if a 1 or 2 bit length is selected.					
C4	R	DNCD1.4	Receive Down Code Definition Bit 4. A Don't Care if a 1 to bit length is selected.					
C3	C3 RDNCD1.3		Receive Down Code Definition Bit 3. A Don't Care if a 1 t bit length is selected.					
C2	C2 RI		Receive Down Code Definition Bit 2. A Don't C bit length is selected.			2. A Don't Ca	re if a 1 to 5	
C1	C1 RDNCD1.1		Receive Down Code Definition Bit 1. A Don't Care bit length is selected.			re if a 1 to 6		
C0	C0 RDNCD1.0			Receive Down Code Definition Bit 0. A Don't Care if a 1 to 7 bit length is selected.				

	STER 2	FION REGI	E DEFINI	OWN COD	ECEIVE DO	(10H): RE	RDNCD2	
(LSB)							(MSB)	_
C8	C9	C10	C11	C12	C13	C14	C15	
		PTION	ND DESCRI	NAME AN	OSITION	L P	SYMBO	
	15	efinition Bit 1	own Code Do	Receive D	DNCD2.7	R	C15	
	4	efinition Bit 1	own Code Do	Receive D	DNCD2.6	R	C14	
	3	efinition Bit 1	own Code Do	Receive D	DNCD2.5	R	C13	
	2	efinition Bit 1	own Code Do	Receive D	DNCD2.4	R	C12	
	1	efinition Bit 1	own Code Do	Receive D	DNCD2.3	R	C11	
	10	efinition Bit 1	own Code De	Receive D	DNCD2.2	R	C10	
)	efinition Bit 9	own Code Do	Receive D	DNCD2.1	R	C9	
	3	efinition Bit 8	own Code Do	Receive D	DNCD2.0	R	C8	

8.2 LOOPBACKS

8.2.1 Remote Loopback (RLB)

When RLB (CCR6.6) is enabled, the DS2148 is placed into remote loopback. In this loopback, data from the clock/data recovery state machine will be looped back to the transmit path passing through the jitter attenuator if it is enabled. The data at the RPOS and RNEG pins will be valid while data presented at TPOS and TNEG will be ignored. See Figure 3-1 for details.

If the Automatic Remote Loop Back Enable (CCR6.5) is set to a one, the DS2148 will automatically go into remote loop back when it detects the loop up code programmed in the Receive Up Code Definition Registers (RUPCD1 and RUPCD2) for a minimum of 5 seconds. When the DS2148 detects the loop down code programmed in the Receive Loop Down Code Definition registers (RDNCD1 and RDNCD2) for a minimum of 5 seconds, the DS2148 will come out of remote loop back. The ARLB can also be disabled by setting ARLBE to a zero.

8.2.2 Local Loopback (LLB)

When LLB (CCR6.7) is set to a one, the DS2148 is placed into Local Loop Back. In this loopback, data on the transmit-side will continue to be transmitted as normal. TCLK and TPOS/TNEG will pass through the jitter attenuator (if enabled) and be output at RCLK and RPOS/RNEG. Incoming data from the line at RTIP and RRING will be ignored. If Transmit Unframed All Ones (CCR3.7) is set to a one while in LLB, TTIP and TRING will transmit all ones while TCLK and TPOS/TNEG will be looped back to RCLK and RPOS/RNEG. See Figure 3-1 for more details.

8.2.3 Analog Loopback (LLB)

Setting ALB (CCR6.4) to a one puts the DS2148 in Analog Loop Back. Signals at TTIP and TRING will be internally connected to RTIP and RRING. The incoming signals at RTIP and RRING will be ignored. The signals at TTIP and TRING will be transmitted as normal. See Figure 3-1 for more details.

8.2.4 Dual Loopback (DLB)

Setting both CCR6.7 and CCR6.6 to a one, LLB and RLB respectively, puts the DS2148 into Dual Loop Back operation. The TCLK and TPOS/TNEG signals will be looped back through the jitter attenuator (if enabled) and output at RCLK and RPOS/RNEG. Clock and data recovered from RTIP and RRING will be looped back to the transmit-side and output at TTIP and TRING. This mode of operation is not available when implementing hardware operation. See Figure 3-1 for more details.

8.3 PRBS GENERATION & DETECTION

Setting TPRBSE (CCR3.4) = 1 enables the DS2148 to transmit a 2^{15} -1 (E1) or a 2^{20} -1 (T1) Pseudo Random Bit Sequence (PRBS) depending on the ETS bit setting in CCR1.7. The receive-side of the DS2148 will always search for these PRBS patterns independent of CCR3.4. The PRBS Bit Error Output (PBEO) will remain high until the receiver has synchronized to one of the two patterns (64 bits received without an error) at which time PBEO will go low and the PRBSD bit in the Status Register (SR) will be set. Once synchronized, any bit errors received will cause a positive going pulse at PBEO, synchronous with RCLK. This output can be used with external circuitry to keep track of bit error rates during the PRBS testing. Setting CCR6.0 (ECRS) = 1 will allow the PRBS errors to be accumulated in the 16-bit counter in registers ECR1 and ECR2. The PRBS synchronizer will remain in sync until it experiences 6 bit errors or more within a 64 bit span. Both PRBS patterns comply with the ITU-T O.151 specifications.

8.4 ERROR COUNTER

Error Count Register 1 (ECR1) is the most significant word and ECR2 is the least significant word of a user selectable 16-bit counter that records incoming errors including BiPolar Violations (BPV), Code Violations (CV), Excessive Zero violations (EXZ) and/or PRBS Errors. See Table 8-3 and Table 8-4 and Figure 3-2 for details.

ERROR	E1 OR T1	DEFINITION OF RECEIVED ERRORS
BPV	E1/T1	Two consecutive marks with the same polarity. Will ignore BPVs due to
		HDB3 and B8ZS zero suppression when $CCR2.3 = 0$. Typically used with
		AMI coding (CCR2.3 = 1). ITU-T O.161.
CV	E1	When HDB3 is enabled (CCR2.3 = 0) and the receiver detects two
		consecutive BPVs with the same polarity. ITU-T O.161.
EXZ	E1	When four or more consecutive zeros are detected.
EXZ	T1	When receiving AMI coded signals ($CCR2.3 = 1$), detection of 16 or more
		zeros or a BPV. ANSI T1.403 1999.
		When receiving B8ZS coded signals (CCR2. $3 = 0$), detection of 8 or more
		zeros or a BPV. ANSI T1.403 1999.
PRBS	E1/T1	A bit error in a received PRBS pattern. See section 8.3 for details.
		ITU-T O.151.

Table 8-3 **DEFINITION OF RECEIVED ERRORS**

E1 or T1	ECRS2	ECRS1	ECRS0	RHBE	FUNCTION OF ECR			
(CCR1.7)	(CCR6.2)	(CCR6.1)	(CCR6.0)	(CCR2.3)	COUNTERS/RNEG ¹			
0	0	0	0	Х	CVs			
0	0	0	1	Х	BPVs (HDB3 code words not counted)			
0	0	1	0	Х	CVs + EXZs			
0	0	1	1	Х	BPVs + EXZs			
1	0	Х	0	0	BPVs (B8ZS code words not counted)			
1	0	Х	1	0	BPVs + 8 EXZs			
1	0	Х	0	1	BPVs			
1	0	Х	1	1	BPVs + 16 EXZs			
X	1	X	X	Х	PRBS Errors ²			

Table 8-4 FUNCTION OF ECRS BITS AND RNEG PIN

NOTES:

- 1. RNEG outputs error data only when in NRZ mode (CCR1.6 = 1)
- 2. PRBS errors will always be output at PBEO independent of ECR control bits and NRZ mode and will not be present at RNEG.

8.4.1 Error Counter Update

A transition of the ECUE (CCR1.4) control bit from 0 to 1 will update the ECR registers with the current values and reset the counters. ECUE must be set back to zero and another 0 to 1 transition must occur for subsequent reads/resets of the ECR registers. Note that the DS2148 can report errors at RNEG when in NRZ mode (CCR1.6 = 1) by outputting a pulse for each error occurrence. The counter saturates at 65,535 and will not rollover.

ECR1 (11H): UPPER ERROR COUNT REGISTER 1 ECR2 (12H): LOWER ERROR COUNT REGISTER 2

(MSB)							(LSB)	
E15	E14	E13	E12	E11	E10	E9	E8	ECR1
E7	E6	E5	E4	E3	E2	E1	E0	ECR2
SYMB	SYMBOL POSITION NAME AND DESCRIPTION							
E15	5	ECR1.7	MSE	B of the 16-b	oit error cou	ınt		
E0		ECR2.0	LSB	of the 16-b	it error cou	nt		

8.5 ERROR INSERTION

When IBPV (CCR3.1) is transitioned from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert a BPV. IBPV must be cleared and set again for another BPV error insertion. See Figure 3-3 for details on the insertion of the BPV into the datasteam.

When IBE (CCR3.0) is transitioned from a zero to a one, the device will insert a logic error. IBE must be cleared and set again for another logic error insertion. See Figure 3-3 for details on the insertion of the logic error into the datasteam.

9. ANALOG INTERFACE

9.1 RECEIVER

The DS2148 contains a digital clock recovery system. The DS2148 couples to the receive E1 or T1 twisted pair (or coaxial cable in 75 ohm E1 applications) via a 1:1 transformer. See Table 9-3 and Table 9-4 for transformer details. Figure 9-1, Figure 9-2, and Figure 9-3 along with Table 9-1 and Table 9-2 show the receive termination requirements. The DS2148 has the option of using internal termination resistors.

The DS2148 is designed to be fully software-selectable for E1 and T1 without the need to change any external resistors for the receive-side. The receive-side will allow the user to configure the DS2148 for 75, 100, or 120 ohm receive termination by setting the RT1 (CCR5.1) and RT0 (CCR5.0) bits. When using the internal termination feature, the Rr resistors should be 60 ohms each. See Figure 9-1 for details. If external termination is required, RT1 and RT0 should be set to 0 and both Rr resistors in Figure 9-1 will need to be 37.5 ohms, 50 ohms, or 60 ohms each depending on the line impedance.

The resultant E1 or T1 clock derived from the 2.048/1.544 PLL (JACLK in Figure 3-1) is internally multiplied by 16 via another internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times oversampler which is used to recover the clock and data. This oversampling technique offers outstanding performance to meet jitter tolerance specifications shown in Figure 9-6.

Normally, the clock that is output at the RCLK pin is the recovered clock from the E1 AMI/HDB3 or T1 AMI/B8ZS waveform presented at the RTIP and RRING inputs. When no signal is present at RTIP and RRING, a Receive Carrier Loss (RCL) condition will occur and the RCLK will be derived from the JACLK source. See Figure 3-1. If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to an approximate 50% duty cycle. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLK output can exhibit slightly shorter high cycles of the clock. This is due to the highly oversampled digital clock recovery circuitry. See the Receive AC Timing Characteristics in Section 12 for more details.

The receive-side circuitry also contains a clock synthesizer which outputs a user configurable clock (up to 16.384 MHz) synthesized to RCLK at BPCLK (pin 31). See Table 6-3 for details on output clock frequencies at BPCLK. In hardware mode, BPCLK defaults to a 16.384 MHz output.

The DS2148 has a bypass mode for the receive side clock and data. This allows the BPCLK to be derived from RCLK after the jitter attenuator while the clock and data presented at RCLK, RPOS, and RNEG go unaltered. This is intended for applications where the receive side jitter attenuation will be done after the LIU. Setting RJAB (CCR6.3) to a logic 1 will enable the bypass. Be sure that the jitter attenuator is in the receive path (CCR4.3 = 0). See Figure 3-1 for details.

The DS2148 will report the signal strength at RTIP and RRING in 2.5 dB increments via RL3-RL0 located in the Receive Information Register 2. This feature is helpful when trouble shooting line performance problems. See Table 7-2 for details.

Monitor applications in both E1 and T1 require various flat gain settings for the receive-side circuitry. The DS2148 can be programmed to support these applications via the Monitor Mode control bits MM1 and MM0. When the monitor modes are enabled, the receiver will tolerate normal line loss up to -6 dB. See Table 6-4 for details.

9.2 TRANSMITTER

The DS2148 uses a set of laser-trimmed delay lines along with a precision Digital-to-Analog Converter (DAC) to create the waveforms that are transmitted onto the E1 or T1 line. The waveforms created by the DS2148 meet the latest ETSI, ITU, ANSI, and AT&T specifications. The user will select which waveform is to be generated by setting the ETS bit (CCR1.7) for E1 or T1 operation, then programming the L2/L1/L0 bits in Common Control Register 4 for the appropriate application. See Table 9-1 and Table 9-2 for the proper L2/L1/L0 settings.

A 2.048 MHz or 1.544 MHz TTL clock is required at TCLK for transmitting data at TPOS and TNEG. ITU specification G.703 requires an accuracy of +/-50 ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of +/- 32 ppm for T1 interfaces. The clock can be sourced internally by RCLK or JACLK. See CCR1.2, CCR1.1, CCR1.0, and Figure 3-3 for details. Due to the nature of the design of the transmitter in the DS2148, very little jitter (less than 0.005 UIpp broadband from 10 Hz to 100 kHz) is added to the jitter present on TCLK. Also, the waveforms created are independent of the duty cycle of TCLK. The transmitter in the DS2148 couples to the E1 or T1 transmit twisted pair (or coaxial cable in some E1 applications) via a 1:1.36 or 1:2 step-up transformer depending on power supply and the application. In order for the device to create the proper waveforms, the transformer used must meet the specifications listed in Table 9-3 and Table 9-4.

The DS2148 has automatic short-circuit limiter which limits the source current to 50 mA (rms) into a 1 ohm load. This feature can be disabled by setting the SCLD bit (CCR2.5) = 1. When the current limiter is activated, TCLE (SR.2) will be set even if short circuit limiter is disabled. The TPD bit (CCR4.0) will power-down the transmit line driver and tri-state the TTIP and TRING pins. The DS2148 can also detect when the TTIP or TRING outputs are open circuited. When an open circuit is detected, TOCD (SR.1) will be set.

9.3 JITTER ATTENUATOR

The DS2148 contains an onboard jitter attenuator that can be set to a depth of either 32 or 128 bits via the JABDS bit (CCR4.2). The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications. The characteristics of the attenuation are shown in Figure 9-7. The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit (CCR4.3). Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit (CCR4.1). In order for the jitter attenuator to operate properly, a 2.048 MHz or 1.544 MHz clock must be applied at MCLK. ITU specification G.703 requires an accuracy of +/-50 ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of +/- 32 ppm for T1 interfaces. There is an onboard PLL for the jitter attenuator, which will convert the 2.048 MHz clock to a 1.544 MHz rate for T1 applications. Setting JAMUX (CCR1.3) to a logic 0 bypasses this PLL. Onboard circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLK pin to create a smooth jitter free clock which is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLK pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120 UIpp (buffer depth is 128 bits) or 28 UIpp (buffer depth is 32 bits), then the DS2148 will divide the internal nominal 32.768 MHz (E1) or 24.704 MHz (T1) clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in the Receive Information Register 1 (RIR1).

9.4 G.703 SYNCHRONIZATION SIGNAL

The DS2148 is capable of receiving a 2.048 MHz square wave synchronization clock as specified in section 10 of ITU G.703. In order to use the DS2148 in this mode, set the Receive Synchronization Clock Enable (CCR5.3) = 1. The DS2148 can also transmit the 2.048 MHz square wave synchronization clock as specified in section 10 of G.703. In order to transmit the 2.048 MHz clock, set the Transmit Synchronization Clock Enable (CCR5.2) = 1.

L2	L1	LO	VDD	APPLICATION	N	RETURN LOSS	Rt
0	0	0	5V	75Ω normal	1:1.36	NM	0Ω
0	0	1	5V	120Ω normal	1:1.36	NM	0Ω
1	0	0	5V	75Ω w/ high return loss	1:1.36	21 dB	18Ω
1	0	1	5V	120Ω w/ high return loss	1:1.36	21 dB	27Ω
0	0	0	3.3V	75Ω normal	1:2	NM	0Ω
0	0	1	3.3V	120Ω normal	1:2	NM	0Ω
1	0	0	3.3V	75Ω w/ high return loss	1:2	21 dB	6.2Ω
1	0	1	3.3V	120Ω w/ high return loss	1:2	21 dB	11.6Ω

Table 9-1 LINE BUILD OUT SELECT FOR E1 IN REGISTER CCR4 (ETS = 0)

NOTES:

1. See Figure 9-1, Figure 9-2, and Figure 9-3.

Table 9-2 LINE BUILD OUT SELECT FOR T1 IN REGISTER CCR4 (ETS = 1)

L2	L1	L0	VDD	APPLICATION	N	RETURN LOSS	Rt
0	0	0	5V	DSX-1 (0 to 133 feet) / 0 DB CSU	1:1.36	NM	0Ω
0	0	1	5V	DSX-1 (133 to 266 feet)	1:1.36	NM	0Ω
0	1	0	5V	DSX-1 (266 to 399 feet)	1:1.36	NM	0Ω
0	1	1	5V	DSX-1 (399 to 533 feet)	1:1.36	NM	0Ω
1	0	0	5V	DSX-1 (533 to 655 feet)	1:1.36	NM	0Ω
1	0	1	5V	-7.5 dB CSU	1:1.36	NM	0Ω
1	1	0	5V	-15 dB CSU	1:1.36	NM	0Ω
1	1	1	5V	-22.5 dB CSU	1:1.36	NM	0Ω
0	0	0	3.3V	DSX-1 (0 to 133 feet) / 0 DB CSU	1:2	NM	0Ω
0	0	1	3.3V	DSX-1 (133 to 266 feet)	1:2	NM	0Ω
0	1	0	3.3V	DSX-1 (266 to 399 feet)	1:2	NM	0Ω
0	1	1	3.3V	DSX-1 (399 to 533 feet)	1:2	NM	0Ω
1	0	0	3.3V	DSX-1 (533 to 655 feet)	1:2	NM	0Ω
1	0	1	3.3V	-7.5 dB CSU	1:2	NM	0Ω
1	1	0	3.3V	-15 dB CSU	1:2	NM	0Ω
1	1	1	3.3V	-22.5 dB CSU	1:2	NM	0Ω

NOTES:


1. See Figure 9-1, Figure 9-2, and Figure 9-3.

Table 9-3 TRANSFORMER SPECIFICATIONS FOR 5V OPERATION

SPECIFICATION	RECOMMENDED VALUE
Turns Ratio 5V Applications	1:1(receive) and 1:1.36(transmit) +/-2%
Primary Inductance	600 μH minimum
Leakage Inductance	1.0 μH maximum
Interwinding Capacitance	40 pF maximum
Transmit Transformer DC Resistance	
Primary (Device Side)	1.2Ω maximum
Secondary	1.2Ω maximum
Receive Transformer DC Resistance	
Primary (Device Side)	1.2Ω maximum
Secondary	1.2Ω maximum


Table 9-4 TRANSFORMER SPECIFICATIONS FOR 3.3V OPERATION

SPECIFICATION	RECOMMENDED VALUE
Turns Ratio 3.3V Applications	1:1(receive) and 1:2(transmit) +/-2%
Primary Inductance	600 μH minimum
Leakage Inductance	1.0 μH maximum
Intertwining Capacitance	40 pF maximum
Transmit Transformer DC Resistance	
Primary (Device Side)	1.0Ω maximum
Secondary	2.0Ω maximum
Receive Transformer DC Resistance	
Primary (Device Side)	1.2Ω maximum
Secondary	1.2Ω maximum




- 1. All resistor values are +/- 1%.
- 2. In E1 applications, the Rt resistors are used to increase the transmitter return loss (see Table 9-1). No return loss is required for T1 applications.
- 3. The Rr resistors should be set to 60Ω each if the internal receive-side termination feature is enabled. When this feature is disabled, Rr = 37.5Ω for 75Ω or 60Ω for 120Ω E1 systems, or 50Ω for 100Ω T1 lines.
- 4. See Table 9-1 and Table 9-2 for the appropriate transmit transformer turns ratio (N).

Figure 9-2 PROTECTED INTERFACE USING INTERNAL RECEIVE TERMINATION



- 1. All resistor values are +/- 1%.
- 2. C1 = C2 = 0.1 uF.
- 3. S is a 6V transient suppresser.
- 4. D1 to D8 are Schottky diodes.
- 5. The fuses are optional to prevent AC power line crosses from compromising the transformers.
- 6. Rp resistors exist to keep the Fuses from opening during a surge. If they are used, then the 60Ω receive termination resistance must be adjusted to match the line impedance.
- 7. The Rt resistors are used to increase the transmitter return loss (see Table 9-1). No return loss is required for T1 applications.
- 8. The transmit transformer turns ratio (N) would be 1:1.36 for 5V operation or 1:2 for 3.3V operation.
- 9. The 68 μ F is used to keep the local power plane potential within tolerance during a surge.

Figure 9-3 PROTECTED INTERFACE USING EXTERNAL RECEIVE TERMINATION



- 1. All resistor values are +/- 1%.
- 2. C1 = 0.1 uF.
- 3. S is a 6V transient suppresser.
- 4. D1 to D4 are Schottky diodes.
- 5. The fuses are optional to prevent AC power line crosses from compromising the transformers.
- 6. Rp resistors exist to keep the Fuses from opening during a surge. If they are used, then Rr must be adjusted to match the line impedance.
- 7. $Rr = 37.5\Omega$ for 75Ω or 60Ω for 120Ω E1 systems, or 50Ω for 100Ω T1 lines.
- 8. The Rt resistors are used to increase the transmitter return loss (see Table 9-1). No return loss is required for T1 applications.
- 9. The transmit transformer turns ratio (N) would be 1:1.36 for 5V operation or 1:2 for 3.3V operation.
- 10. The 68µF is used to keep the local power plane potential within tolerance during a surge.




Figure 9-4 E1 TRANSMIT PULSE TEMPLATE




Figure 9-5 T1 TRANSMIT PULSE TEMPLATE

Figure 9-6 JITTER TOLERANCE





Figure 9-7 JITTER ATTENUATION



10. DS21Q48 QUAD LIU

The DS21Q48 is a quad version of the DS2148G utilizing CABGA on carrier packaging technology. The 4 LIUs are controlled via the parallel port mode. Serial and Hardware mode are unavailable in this package.

Table 110-1		48 PIN ASSIGNMENT
DS21Q48 PIN#	I/O	PARALLEL PORT MODE
J1	Ι	Connect to VSS
K3	Ι	Connect to VSS
J2	Ι	RD*(DS*)
H1	Ι	WR*(R/W*)
K2	Ι	ALE(AS)
K1	I/O	A4
L1	Ι	A3
H11	Ι	A2
H12	Ι	A1
G12	Ι	A0
J10	I/O	D7/AD7
H10	I/O	D6/AD6
G11	I/O	D5/AD5
J9	I/O	D4/AD4
E3	I/O	D3/AD3
D4	I/O	D2/AD2
F3	I/O	D1/AD1
D5	I/O	D0/AD0
G4	Ι	VSM
K9	I/O	INT*
K7	Ι	TEST
L9	Ι	HRST*
J6	Ι	MCLK
L7	Ι	BISO
M8	Ι	BIS1
M12	Ι	PBTS
J3	Ι	CS*1
D3	Ι	CS*2
D10	I	CS*3
K10	I	CS*4
K5	0	PBEO1
G3	0	PBEO2
E10	0	PBEO3
K8	0	PBEO4
L6	0	RCL/LOTC1
D7	0	RCL/LOTC2
F9	0	RCL/LOTC3

Table 110-1 DS21Q48 PIN ASSIGNMENT

DS21Q48 PIN#	I/O	PARALLEL PORT MODE	
J7	0	RCL/LOTC4	
A1	I	RTIP1	
A4	I	RTIP2	
A7	I	RTIP3	
A10	I	RTIP4	
B2	I	RRING1	
B5	I	RRING2	
B8	I	RRING3	
B11	I	RRING4	
H4	0	BPCLK1	
D6	0	BPCLK2	
F10	0	BPCLK3	
L8	0	BPCLK4	
A2	0	TTIP1	
A5	0	TTIP2	
A8	0	TTIP3	
A11	0	TTIP4	
B3	0	TRING1	
B6	0	TRING2	
B9	0	TRING3	
B12	0	TRING4	
K4	0	RPOS1	
E1	0	RPOS2	
D11	0	RPOS3	
K11	0	RPOS4	
G2	0	RNEG1	
E2	0	RNEG2	
F11	0	RNEG3	
M10	0	RNEG4	
H3	0	RCLK1	
F1	0	RCLK2	
E11	0	RCLK3	
L11	0	RCLK4	
G1	Ι	TPOS1	
F2	Ι	TPOS2	
E12	Ι	TPOS3	
M11	Ι	TPOS4	
H2	Ι	TNEG1	
M1	Ι	TNEG2	
D12	Ι	TNEG3	
K12	Ι	TNEG4	
M2	Ι	TCLK1	
L2	Ι	TCLK2	
F12	Ι	TCLK3	
L12	Ι	TCLK4	

DS21Q48 PIN#	I/O	PARALLEL PORT MODE
J5	-	VDD1
D2	-	VDD2
G9	-	VDD3
M9	-	VDD4
L5	-	VDD1
E4	-	VDD2
D8	-	VDD3
J8	-	VDD4
J4	-	VSS1
D1	-	VSS2
E9	-	VSS3
L10	-	VSS4
M4	-	VSS1
F4	-	VSS2
D9	-	VSS3
H9	-	VSS4

Figure 110-1 BGA 12 x 12 PIN LAYOUT

	1	2	3	4	5	6	7	8	9	10	11	12
Α	RTIP 1	TTIP 1	NC	RTIP 2	TTIP 2	NC	RTIP 3	TTIP 3	NC	RTIP 4	TTIP 4	NC
В	NC	RRING 1	TRING 1	NC	RRING 2	TRING 2	NC	RRING 3	TRING 3	NC	RRING 4	TRING 4
с	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
D	VSS 2	VDD 2	CS* 2	D2/ AD2	D0/ AD0	BPCLK 2	RCL/ LOTC2	VDD 3	VSS 3	CS* 3	RPOS 3	TNEG 3
E	RPOS 2	RNEG 2	D3/ AD3	VDD 2	NC	NC	NC	NC	VSS 3	PEBO 3	RCLK 3	TPOS 3
F	RCLK 2	TPOS 2	D1/ AD1	VSS 2	NC	NC	NC	NC	RCL/ LOTC3	BPCLK 3	RNEG 3	TCLK 3
G	TPOS 1	RNEG 1	PEBO 2	VSM	NC	NC	NC	NC	VDD 3	NC	D5/ AD5	A0
н	WR* (R/W*)	TNEG 1	RCLK 1	BPCLK 1	NC	NC	NC	NC	VSS 4	D6/ AD6	A2	A1
J	See Note 2	RD* (DS*)	CS* 1	VSS 1	VDD 1	MCLK	RCL/ LOTC4	VDD 4	D4/ AD4	D7/ AD7	NC	NC
к	A4	ALE (AS)	See Note 2	RPOS 1	PEBO 1	NC	TEST	PEBO 4	INT*	CS* 4	RPOS 4	TNEG 4
L	A3	TCLK 2	NC	NC	VDD 1	RCL/ LOTC1	BIS0	BPCLK 4	HRST*	VSS 4	RCLK 4	TCLK 4
м	TNEG 2	TCLK 1	NC	VSS 1	NC	NC	NC	BIS1	VDD 4	RNEG 4	TPOS 4	PBTS

NOTES:

1. Shaded areas are signals common to all four devices

2. Connect to VSS.

DC CHARACTERISTICS 11.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature for DS2148TN Storage Temperature

-1.0V to +6.0V -40° C to $+85^{\circ}$ C See J-STD-020A specification

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED	(-40°C	to +85°C)				
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Logic 1	V _{IH}	2.0		5.5	V	
Logic 0	V _{IL}	-0.3		+0.8	V	
Supply for 3.3V	V _{DD}	3.135	3.3	3.465	V	1
Operation						
Supply for 5V	V _{DD}	4.75	5	5.25	V	1
Operation						

CAPACITANCE

CAPACITANCE						(t _A =25°C)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5		pF	
Output Capacitance	C _{OUT}		7		pF	

DC CHARACTERISTICS

(-40°C to +85°C; V_{DD} = 3.3V ± 5%;

	-40°C to +85°C; $V_{DD} = 5.0^{\circ}$						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES	
Input Leakage	I _{IL}	-1.0		+1.0	μA	3	
Output Leakage	I _{LO}			1.0	μA	4	
Output Current (2.4V)	I _{OH}	-1.0			mA		
Output Current (0.4V)	I _{OL}	+4.0			mA		
Power dissipation @	P _{DD}	-	320	370	mW	2,5	
3.3V							

- 1. Applies to V_{DD} .
- 2. TCLK = MCLK = 2.048 MHz.
- 3. $0.0V < V_{IN} < V_{DD}$.
- 4. Applied to INT* when 3-stated.
- 5. Power dissipation with TTIP and TRING driving a 30Ω load, for an all 1's data density.

12. AC CHARACTERISTICS

AC CHARACTERISTICS – MULTIPLEXED PARALLEL PORT

(BIS1 = 0, BIS0 = 0)

[See Figure 12-1, Figure 12-2, Figure 12-3]

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{\text{DD}} = 3.3\text{V} \pm 5\%;$

		-40°C to +85°C; $V_{DD} = 5.0V$						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES		
Cycle Time	t _{CYC}	200			ns			
Pulse Width, DS low or	PW_{EL}	100			ns			
RD* high								
Pulse Width, DS high or	PW_{EH}	100			ns			
RD* low								
Input Rise/Fall times	t _R , t _F			20	ns			
R/W* Hold Time	t _{RWH}	10			ns			
R/W* Set Up time	t _{RWS}	50			ns			
before DS high								
CS* Set Up time before	t _{CS}	20			ns			
DS, WR* or RD* active								
CS* Hold time	t _{CH}	0			ns			
Read Data Hold time	t _{DHR}	10		50	ns			
Write Data Hold time	t _{DHW}	0			ns			
Muxed Address valid to	t _{ASL}	15			ns			
AS or ALE fall								
Muxed Address Hold	t _{AHL}	10			ns			
time								
Delay time DS, WR* or	t _{ASD}	20			ns			
RD* to AS or ALE rise								
Pulse Width AS or ALE	PW _{ASH}	30			ns			
high								
Delay time, AS or ALE	t _{ASED}	10			ns			
to DS, WR* or RD*								
Output Data Delay time	t _{DDR}	20		80	ns			
from DS or RD*								
Data Set Up time	t _{DSW}	50			ns			

Figure 12-1 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)




Figure 12-2 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 0)





Figure 12-3 MOTOROLA BUS TIMING (PBTS = 1, BIS1 = 0, BIS0 = 0)



AC CHARACTERISTICS – NON-MULTIPLEXED PARALLEL PORT

(BIS1 = 0, BIS0 = 1)

[See Figure 12-4, Figure 12-5, Figure 12-6, Figure 12-7]

(-40°C to +85°C; $V_{DD} = 3.3V \pm 5\%$; -40°C to +85°C; $V_{DD} = 5.0V \pm 5\%$)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Set Up Time for A0 to	t1	0			ns	
A4, Valid to CS* Active						
Set Up Time for CS*	t2	0			ns	
Active to either RD*,						
WR*, or DS* Active						
Delay Time from either	t3			75	ns	
RD* or DS* Active to						
Data Valid						
Hold Time from either	t4	0			ns	
RD*, WR*, or DS*						
Inactive to CS* Inactive						
Hold Time from CS*	t5	5		20	ns	
Inactive to Data Bus 3–						
state						
Wait Time from either	t6	75			ns	
WR* or DS* Active to						
Latch Data						
Data Set Up Time to	t7	10			ns	
either WR* or DS*						
Inactive						
Data Hold Time from	t8	10			ns	
either WR* or DS*						
Inactive						
Address Hold from	t9	10			ns	
either WR* or DS*						
inactive						

Figure12-4 INTEL BUS READ TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)




Figure 12-5 INTEL BUS WRITE TIMING (PBTS = 0, BIS1 = 0, BIS0 = 1)




Figure 12-6 MOTOROLA BUS READ TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)





Figure 12-7 MOTOROLA BUS WRITE TIMING (PBTS = 1, BIS1 = 0, BIS0 = 1)




AC CHARACTERISTICS – SERIAL PORT

(BIS1 = 1, BIS0 = 0)

$(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{\text{DD}} = 3.3\text{V} \pm 5\%;$

[See Figure 12-8]	-40°C to +85°C; $V_{DD} = 5.0V \pm 5\%$)								
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES			
Set Up Time CS* to	t _{CSS}	50			ns				
SCLK									
Set Up Time SDI to	t _{SSS}	50			ns				
SCLK									
Hold Time SCLK to	t _{SSH}	50			ns				
SDI									
SCLK High/Low Time	t _{SLH}	200			ns				
SCLK Rise/Fall Time	t _{SRF}			50	ns				
SCLK to CS* Inactive	t _{LSC}	50			ns				
CS* Inactive Time	t _{CM}	250			ns				
SCLK to SDO Valid	t _{SSV}			50	ns				
SCLK to SDO Tri-State	t _{SSH}		100		ns				
CS* Inactive to SDO	t _{CSH}		100		ns				
Tri-State									

Figure 12-8 SERIAL BUS TIMING (BIS1 = 1, BIS0 = 0)



- 1. OCES =1 & ICES = 0.
- 2. OCES = 0 & ICES = 1.

AC CHARACTERISTICS – RECEIVE SIDE

[See Figure 12-9]


$(-40^{\circ}\text{C to } +85^{\circ}\text{C}; \text{VDD} = 3.3\text{V} \pm 5\%;$ -40°C to +85°C: VDD = 5.0V + 5%)

			-40 C	· 10 +05 °C	, v D D = 0.	$0^{\circ} \pm 5^{\prime}$
PARAMETER	SYMBO	MIN	ТҮР	MAX	UNITS	NOTES
	L					
RCLK Period	t _{CP}		488		ns	1
			648		ns	2
RCLK Pulse Width	t _{CH}	200			ns	3
	t _{CL}	200			ns	3
RCLK Pulse Width	t _{CH}	150			ns	4
	t _{CL}	150			ns	4
Delay RCLK to RPOS,	t _{DD}			50	ns	
RNEG, PBEO, RBPV						
Valid						

NOTES:

- 1. E1 Mode.
- 2. T1 or J1 Mode.
- 3. Jitter attenuator enabled in the receive path.
- 4. Jitter attenuator disabled or enabled in the transmit path.

Figure 12-9 RECEIVE SIDE TIMING



- 1. RCES = 1 (CCR2.0) or CES = 1.
- 2. RCES = 0 (CCR2.0) or CES = 0.
- 3. RNEG is in NRZ mode (CCR1.6 = 1).

AC CHARACTERISTICS – TRANSMIT SIDE

[See Figure 12-10]


$(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{DD} = 3.3\text{V} \pm 5\%;$

			-40 (-10 + 05 C	$v_{DD} = 5.0$	$JV \pm 5\%$
PARAMETER	SYMBO	MIN	TYP	MAX	UNITS	NOTES
	L					
TCLK Period	t _{CP}		488		ns	1
			648		ns	2
TCLK Pulse Width	t _{CH}	75			ns	
	t _{CL}	75			ns	
TPOS/TNEG Set Up to	t _{SU}	20			ns	
TCLK Falling or Rising						
TPOS/TNEG Hold from	t _{HD}	20			ns	
TCLK Falling or Rising						
TCLK Rise and Fall Times	t _R , t _F			25	ns	

NOTES:

- 1. E1 Mode.
- 2. T1 or J1 Mode.

Figure 12-10 TRANSMIT SIDE TIMING



Notes:

- 1. TCES = 0 (CCR2.1) or CES = 0.
- 2. TCES = 1 (CCR2.1) or CES = 1.


13. MECHANICAL DIMENSIONS


NOTES:

- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ALLOWABLE DAMBAR PROTRUSION IS 0.08 MM TOTAL IN EXCESS OF THE B DIMENSION; AT MAXIMUM MATERIAL CONDITION. PROTRUSION NOT TO BE LOCATED ON LOWER RADIUS OR FOOT OF LEAD.


SUGGESTED PAD LAYOUT

44 PIN TQFP, 10*10*1.0






13.1 MECHANICAL DIMENSIONS – QUAD VERSION




TOP VIEW (DIE SIDE)


BOTTOM VIEW (BALL SIDE)



SIDE VIEW







DETAIL B