



NEC Electronics Inc.

**μPD72065/65B  
CMOS Floppy-Disk Controller**

T-52-33-61

**Description**

The μPD72065/65B CMOS Floppy-Disk Controller (FDC) is NEC's follow-on to the μPD765A/B. (μPD72065B is a functionally enhanced version of μPD72065.) The FDC is an LSI chip containing the circuitry and control functions for interfacing a processor to four floppy-disk drives (FDDs). It is capable of either IBM 3740 single-density format (FM) or IBM system 34 double-density format (MF), including double-sided recording.

Control signals of the FDC simplify the design of an external phase-locked loop and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a floppy-disk interface.

Handshaking signals of the FDC make DMA operation easy to incorporate with the aid of an external DMA controller chip, such as the μPD8257. In DMA mode, the processor need only load the command into the FDC; all data transfers occur under control of the FDC and DMA controllers. In non-DMA mode, the FDC generates interrupts to the processor every time a data byte is to be transferred.

The FDC will execute the 19 commands listed below. Most of the commands require multiple 8-bit bytes to fully specify the operation that the processor wants the FDC to perform.

- |                    |                        |
|--------------------|------------------------|
| Read Data          | Read Deleted Data      |
| Read ID            | Write Data             |
| Specify            | Write ID               |
| Read Diagnostics   | Write Deleted Data     |
| Scan Equal         | Seek                   |
| Scan High or Equal | Recallbrute            |
| Scan Low or Equal  | Sense Interrupt Status |
| Sense Drive Status | Set Standby            |
| Reset Standby      | Software Reset         |
| Version            |                        |

**Features**

Internal address mark detection circuitry of the FDC simplifies the phase-locked loop and read electronics. Track stepping, head load time, and head unload time are user-programmable. Additional features are multi-track and multiside read and write commands plus single- and double-density capabilities.

- 100% 765A/B microcode compatibility
- Sony (ECMA) compatible recording format
- IBM-compatible format (single- and double-density)
- Multisector and multitrack transfer capability
- Interface processor with up to four floppy-disk or microfloppy-disk drives
- Data scan capability: single sector or entire cylinder, comparing host memory and disk data byte-by-byte
- Data transfers in DMA and non-DMA modes
- Parallel seek operations on up to four disk drives
- Compatible with μPD8080/85, μPD8086/88, and μPD780 (Z80<sup>®</sup>) microprocessors
- Single-phase clock (8 MHz maximum)
- +5-volt power supply
- CMOS technology

**Ordering Information**

Part Number	Package	Note
μPD72065C	40-pin plastic DIP (600 mil)	
65G	52-pin plastic miniflat (3.5-mm leads)	3
65GC	52-pin plastic miniflat (1.8-mm leads)	3
65L	44-pin PLCC	
μPD72065BC	40-pin plastic DIP (600 mil)	2
65BGC-3B6	52-pin plastic miniflat (1.8-mm leads)	2, 3
65BL	44-pin PLCC	2

**Notes:**

- (1) The basic part numbers are μPD72065 and μPD72065B. Suffix codes are added to identify particular packages.
- (2) The part is under development.
- (3) Surface-mount conditions differ among the miniflat packages, as in reflow soldering. The NEC sales staff can provide details.



Z80 is a registered trademark of Zilog Corp.




μPD72065/65B


T-52-33-61

Pin Configurations


40-Pin Plastic DIP



44-Pin PLCC (Plastic Leaded Chip Carrier)



52-Pin Plastic Miniflat





μPD72065/65B

T-52-33-61

Pin Identification

Symbol	I/O	Function																				
A0	In	Via the address bus, selects internal status register (0) or data register (1)																				
CS	In	Chip select. Enables RD and WR signals.																				
DACK	In	DMA acknowledge.																				
DB <sub>0</sub> -DB <sub>7</sub>	I/O	Bidirectional three-state data bus. At reset, bus goes to input mode.																				
DRQ	Out	DMA request. Request for data transfer in DMA mode.																				
FLT/TRK0	In	FLT (Fault). In read/write operation (RW/SEEK pin = 0), indicates whether FDD is in fault state.  TRK0 (Track 0). In seek operation (RW/SEEK pin = 1), indicates whether FDD read/write head is positioned at cylinder 0.																				
FLTR/STEP	Out	FLTR (Fault read). In read/write operation (RW/SEEK pin = 0), releases FDD fault state.  STEP. In seek operation (RW/SEEK pin = 1), outputs seek pulses.																				
HDLD	Out	Head load. Sets FDD read/write head to load state.																				
INDEX	In	Indicates that FDD read/write head is on the physical starting point of the track.																				
INT	Out	Interrupt request. Requests main system to deal with transfer of data or result of execution.																				
LCT/DIR	Out	LCT (Low current). In read/write operation (RW/SEEK pin = 0), indicates FDD read/write head is selecting a cylinder beyond the 42nd.  DIR. In seek operation (RW/SEEK pin = 1), specifies direction, toward the outside (0) or the inside (1).																				
MFM	Out	Specifies function mode of VFO circuits: 0 = FM; 1 = MFM.																				
PS0, PS1	Out	Preshift signal requesting WDATA bit to shift in the opposite direction of expected peak shift to cancel out peak shift created when writing in MFM mode.  <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>PS0</th> <th>PS1</th> <th>FM</th> <th>MFM</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>No</td> <td>No shift</td> </tr> <tr> <td>0</td> <td>1</td> <td>shift</td> <td>Delays WDATA bit</td> </tr> <tr> <td>1</td> <td>0</td> <td></td> <td>Advances WDATA bit</td> </tr> <tr> <td>1</td> <td>1</td> <td></td> <td></td> </tr> </tbody> </table>	PS0	PS1	FM	MFM	0	0	No	No shift	0	1	shift	Delays WDATA bit	1	0		Advances WDATA bit	1	1		
PS0	PS1	FM	MFM																			
0	0	No	No shift																			
0	1	shift	Delays WDATA bit																			
1	0		Advances WDATA bit																			
1	1																					
RD	In	Control signal used by main system to read out data from FDC to data bus.																				

Symbol	I/O	Function
RDATA	In	Data (clock and data bits) read out from FDD.  Unless both WINDOW and RDATA are input at read operation, FDC will enter deadlock state.
READY	In	Indicates FDD is in ready state.
RESET	In	Sets FDC to idle state as follows.  Drive interface outputs except PS0, PS1, and WDATA (undefined) are set to low.  In the main system, INT and DRQ are set to low and DB <sub>0</sub> -DB <sub>7</sub> are set to input mode.
RW/SEEK	Out	Selects read/write operation (0) or seek operation (1).
SIDE	Out	Selects head 0 (SIDE = 0) or head 1 (SIDE = 1) in a double-sided FDD.
SYNC	Out	VFO synchronize. Indicates FDC functional mode: read operation (1) or read operation inhibited (0).
TC	In	Terminal count. Request for data transfer termination.
US0, US1	Out	Unit select. One of four FDDs is selected by decoding US0 and US1.
WCLK	In	Write clock. Timing signal for data transfer in write operation; should also be input in read operation.  Rising edges of WCLK and φ must be synchronized for μPD72065 but not for μPD72065B.  WCLK = 16 φ cycles in FM mode and 8 φ cycles in MFM mode.
WDATA	Out	Write data (clock and data bits) to FDD.
WE	Out	Write enable. Requests write operation to FDD.
WINDOW	In	Data window signal generated by VFO circuit and used for sampling the clock and data bits of RDATA. Discrimination between clock and data bits is done in the FDC.
WPRT/2SIDE	In	WPRT (Write protected). In read/write operation (RW/SEEK pin = 0), indicates whether media is in write inhibit state.  2SIDE. In seek operation (RW/SEEK pin = 1), indicates whether a double-sided floppy disk is inserted.





T-52-33-61


**μPD72065/65B**

**Pin Identification (cont)**

Symbol	I/O	Function
WR	In	Control signal used by main system to write data on data bus to FDC.
φ	In	Single-phase clock: standard floppy, 8 MHz; minifloppy, 4 MHz.
GND		Ground
V <sub>DD</sub>	In	+5-volt power supply
IC		Internal connection; must be left open.
NC		No connection.

Note: At reset, all output pins go to the low state except for pins PS0 and PS1, whose state is undefined.

**μPD72065/65B Block Diagram**






μPD72065/65B

T-52-33-61

System Configuration



Absolute Maximum Ratings

T<sub>A</sub> = +25°C

Voltage on any pin	-0.5 to +7 V
Operating temperature, T <sub>OPR</sub>	-10 to +70°C
Storage temperature, T <sub>STG</sub>	-65 to +150°C

Capacitance

T<sub>A</sub> = +25°C; V<sub>DD</sub> = 0 V; f = 1 MHz

Parameter	Symbol	Min	Max	Unit	Conditions
Clock capacitance	C <sub>φ</sub>		20	pF	Unmeasured pins returned to 0 V.
Input capacitance	C <sub>IN</sub>		10	pF	
Output capacitance	C <sub>OUT</sub>		20	pF	



**NEC**

T-52-33-61

**μPD72065/65B****DC Characteristics** $T_A = -10$  to  $+70^\circ\text{C}$ ;  $V_{DD} = +5\text{ V} \pm 10\%$ 

Parameter	Symbol	Min	Max	Unit	Conditions
Input voltage, low	$V_{IL}$	-0.5	0.8	V	
Input voltage, high	$V_{IH}$	2.2	$V_{DD} + 0.5$	V	
Input voltage, low ( $\phi$ , WCLK)	$V_{IL}$	-0.5	0.65	V	
Input voltage, high ( $\phi$ , WCLK)	$V_{IH}$	2.2	$V_{DD} + 0.5$	V	
Output voltage, low	$V_{OL}$		0.45	V	$I_{OL} = 2.0\text{ mA}$
Output voltage, high	$V_{OH}$	2.4	$V_{DD}$	V	$I_{OH} = -200\ \mu\text{A}$
Input leakage current, low	$I_{LIL}$		-10	$\mu\text{A}$	$V_{IN} = 0\text{ V}$
Input leakage current, high	$I_{LIH}$		+10	$\mu\text{A}$	$V_{IN} = V_{DD}$
Output leakage current, low	$I_{LOL}$		-10	$\mu\text{A}$	$V_{OUT} = +0.45\text{ V}$
Output leakage current, high	$I_{LOH}$		+10	$\mu\text{A}$	$V_{OUT} = V_{DD}$
$V_{DD}$ supply current	$I_{DD}$		10	mA	$\phi_{CY} = 125\text{ ns}$
			500	$\mu\text{A}$	$\phi_{CY} = 125\text{ ns}$
			250	$\mu\text{A}$	$\phi_{CY} = 250\text{ ns}$
			100	$\mu\text{A}$	Clock stopped

**NEC****μPD72065/65B**

T-52-33-61

**AC Characteristics; Main System Side**T<sub>A</sub> = -10 to +70°C; V<sub>DD</sub> = +5 V ± 10%; MFM data transfer = 500 kb/s (8 MHz), 250 kb/s (4 MHz)

Parameter	Figure	Symbol	8-MHz Operation			4-MHz Operation			Unit	Conditions
			Min	Typ	Max	Min	Typ	Max		
Clock cycle	2	$\phi_{CY}$	120	125	500	240	250	500	ns	
Clock width, high/low	2	$\phi_{\theta}$	40			40			ns	
Clock rise time	2	$\phi_R$			20			20	ns	
Clock fall time	2	$\phi_F$			20			20	ns	
A0, CS, DACK setup time to RD	3	t <sub>AR</sub>	0			0			ns	
A0, CS, DACK hold time from RD	3	t <sub>RA</sub>	0			0			ns	
RD pulse width	3	t <sub>RR</sub>	200			200			ns	
Data access time from RD ↓	3	t <sub>RD</sub>			140			140	ns	
Data float delay time from RD ↑	3	t <sub>DF</sub>	10		85	10		85	ns	
A0, CS, DACK setup time to WR	4	t <sub>AW</sub>	0			0			ns	
A0, CS, DACK hold time to WR	4	t <sub>WA</sub>	0			0			ns	
WR pulse width	4	t <sub>WW</sub>	200			200			ns	
Data setup time to WR	4	t <sub>DW</sub>	100			100			ns	
Data hold time from WR	4	t <sub>WD</sub>	0			0			ns	
INT delay time from RD ↑	3	t <sub>RI</sub>			400			400	ns	Data transfer in non-DMA mode
INT delay time from WR ↑	4	t <sub>WI</sub>			400			400	ns	
DRQ cycle time	5	t <sub>MCY</sub>	13			26			μs	8-MHz: $\phi_{CY} = 125$ ns 4-MHz: $\phi_{CY} = 250$ ns
DACK ↓ response time from DRQ ↑	5	t <sub>MA</sub>	200			400			ns	
RD ↓ response time from DRQ ↑	5	t <sub>MR</sub>	125			250			ns	
WR ↓ response time from DRQ ↑	5	t <sub>MW</sub>	250			500			ns	
DRQ delay time from DACK ↓	5	t <sub>AM</sub>			140			140	ns	
DACK pulse width	5	t <sub>AA</sub>	2			2			$\phi_{CY}$	
WR/RD response time from DRQ ↑	5	t <sub>MRW</sub>			12			12	μs	
TC pulse width	5	t <sub>TC</sub>	60			60			ns	
RESET pulse width	6	t <sub>RST</sub>	14			14			$\phi_{CY}$	
Clock hold time at standby	7	t <sub>WC</sub>	32			32			$\phi_{CY}$	
Clock setup time at standby release	7	t <sub>CW</sub>	16			16			$\phi_{CY}$	
INT response time from DRQ ↓	8	t <sub>MI</sub>	60		77	60		77	$\phi_{CY}$	μPD72065B only
INT ↑ to DACK ineffective	8	t <sub>IA</sub>			1			1	$\phi_{CY}$	

**5**

**NEC**

T-52-33-61

**μPD72065/65B****AC Characteristics; Drive Side**T<sub>A</sub> = -10 to +70°C; V<sub>DD</sub> = +5 V ±10%; MFM data transfer = 500 kb/s (8 MHz), 250 kb/s (4 MHz)

Parameter	Figure	Symbol	8-MHz Operation			4-MHz Operation			Unit	Conditions
			Min	Typ	Max	Min	Typ	Max		
WCLK cycle time	9	t <sub>CY</sub>	16			16			φ <sub>CY</sub>	MFM = 0
			8			8				
WCLK width, high	9	t <sub>h</sub>	80	250	350	160	500	700	ns	8-MHz: φ <sub>CY</sub> = 125 ns 4-MHz: φ <sub>CY</sub> = 250 ns
WCLK, RDATA, WINDOW rise time	9	t <sub>R</sub>	20			20			ns	
WCLK, RDATA, WINDOW fall time	9	t <sub>F</sub>	20			20			ns	
PS0, PS1 delay time from WCLK	9	t <sub>CP</sub>	10	80		10		ns		
WDATA delay time from WCLK	9	t <sub>CD</sub>	10	80		10		ns		
WE delay time from WCLK	9	t <sub>CWE</sub>	10	80		10		ns		
WDATA width	9	t <sub>WDD</sub>	t <sub>h</sub> - 50		t <sub>h</sub> - 50		ns			
RDATA active time high	10	t <sub>RDD</sub>	40	40		ns				
WINDOW cycle time	10	t <sub>WCY</sub>	2			4			μs	MFM = 0
			1			2				
WINDOW setup time to RDATA	10	t <sub>WRD</sub>	15	15		ns				
WINDOW hold time from RDATA	10	t <sub>RDW</sub>	15	15		ns				
US0, US1 setup time to SEEK	11	t <sub>US</sub>	12	24		μs			8-MHz: φ <sub>CY</sub> = 125 ns 4-MHz: φ <sub>CY</sub> = 250 ns (Note 1)	
SEEK setup time to DIR	11	t <sub>SD</sub>	7	14		μs				
DIR setup time to STEP	11	t <sub>DST</sub>	1	2		μs				
US0, US1 hold time from STEP	11	t <sub>STU</sub>	5	10		μs				
STEP active time high	11	t <sub>STP</sub>	6	7	8	12	14	16	μs	
US0, US1 hold time after SEEK	11	t <sub>SU</sub>	15	30		μs				
SEEK hold time from DIR	11	t <sub>DS</sub>	30	60		μs				
DIR hold time after STEP	11	t <sub>STD</sub>	24	48		μs				
STEP cycle time	11	t <sub>SC</sub>	33	66		μs				
FLTR active time high	11	t <sub>FR</sub>	8	10		16		20	μs	
INDEX level high	12	t <sub>DK</sub>	4	4		φ <sub>CY</sub>				


**Notes:**

- (1) For the parameters on figures 11 and 12, the minimum values are 50 ns less than the values (μs) specified in the table. For example, 10 μs is actually 9.950 μs.
- (2) While the unit under test is performing a seek operation, the SENSE DEVICE STATUS command is being executed for the other devices.







**Figure 1. Voltage Thresholds for Timing Measurements**




**Figure 2. Clock Waveform**




**Figure 3. Read Operation**



**Figure 4. Write Operation**




**Figure 5. DMA Operation**




49NR-423B

**Figure 6. RESET Waveform**




49NR-424A

**Figure 8. Overrun Operation ( $\mu$ PD72065B)**



49NR-430A

**Figure 7. Standby Operation**



49NR-425A



μPD72065/65B

T-52-33-61

Figure 9. FDD Write Operation




Figure 10. FDD Read Operation






Figure 11. Seek Operation



**μPD72065/65B**

**Figure 12. FLTR and INDEX Waveforms**



**COMPARISON, μPD72065 VS μPD72065B**

The μPD72065B is a functionally enhanced version of the μPD72065. Differences are explained below.

**Overrun Bit (OR)**

In the μPD72065, when executing a read- or write-type command (except READ ID and SCAN types), the result status OR bit is not set if there is an overrun on the final byte of a sector. An improvement in the μPD72065B allows it to set the OR bit in any situation.

**DRQ Reset**

When an overrun occurs, the μPD72065 needs the  $\overline{DACK}$  input to reset DRQ. If  $\overline{DACK}$  is not available, an external DMA controller continues operating even after the FDC enters the R-phase, and stored result status may be transferred accidentally as ordinary data.

On the other hand, the μPD72065B resets DRQ automatically just before the R-phase entry and independent of the  $\overline{DACK}$  input. See AC Characteristics for DRQ reset timing.

**Clock Synchronization**

The μPD72065 does not require synchronization between the  $\phi$  clock and WCLK inputs.

**VERSION Command**

The VERSION command distinguishes the μPD72065B from other devices. The ST0 response to the command is:

Part No.	ST0 Value
μPD72065	80H
μPD72065B	90H

**COMPARISON, μPD72065/65B VS μPD765A/B**

Table 1 shows differences in the parameters and features of the FDCs.

**Table 1. μPD72065/65B and μPD765A/B**

Parameter	μPD72065/65B	μPD765A/B
Track format	IBM	IBM
Tracks to be recalibrated	255	77
Skipping time after Index pulse detection	0.2 ms (4 MHz)	1.2 ms (4 MHz)
DRQ ↑ to RD ↓ response time		
$\phi_{CY} = 125 \text{ ns}$	$1 \times \phi_{CY}$	0.8 $\mu\text{s}$
$\phi_{CY} = 250 \text{ ns}$	$1 \times \phi_{CY}$	1.6 $\mu\text{s}$
FDD response latency after Unit select signal		
$\phi_{CY} = 125 \text{ ns}$	2.5 $\mu\text{s}$	0.5 $\mu\text{s}$
$\phi_{CY} = 250 \text{ ns}$	5.0 $\mu\text{s}$	1.0 $\mu\text{s}$
Multitrack write by tunnel erase head	Yes	No
Standby function (Standby command)	Yes	No
SOFTWARE RESET command	Yes	No

$\phi_{CY}$  = clock cycle time

**DATA FORMAT**


Figure 13 shows the data format for FM and MFM modes



μPD72065/65B

T-52-33-61

Figure 13. Data Format and Timing.



83SL-5755B