

JULY. 2000  
Ver 0.3

# DATA SHEET

S1D2503X01-D0B0


*Preliminary*



## I<sup>2</sup>C BUS CONTROLLED R/G/B VIDEO AMPLIFIER

The S1D2503X01-D0B0 is a very high frequency video amplifier system with I<sup>2</sup>C bus control used in monitors with high resolution up to 1600 × 1200.

It contains 3 matched R/G/B video amplifiers with OSD interface and provides flexible interfacing to I<sup>2</sup>C bus controlled adjustment systems.



## FUNCTIONS


- I<sup>2</sup>C bus controlled 200MHz RGB video pre-amplifier for monitors
- The S1D2503X01-D0B0 is a very high frequency video amplifier system with OSD interface controlled by I<sup>2</sup>C bus.
- All controls and adjustments are digitally performed thanks to I<sup>2</sup>C bus.  
: Contrast, brightness and DC output level of R/G/B signals common to the 3-channel and drive adjustment (sub contrast), cut-off control (AC or DC coupling by CT bit) is separated for each channel.
- The S1D2503X01-D0B0 is included video & OSD half tone function.
- The white balance adjustment is effective on brightness, video & OSD signals.
- The S1D2503X01-D0B0 works for application using AC or DC coupled CRT driver.
- In addition to beam current limitation (ABL), OSD intensity interface and brightness uniformity (BU) interface are possible with external pins.


## ORDERING INFORMATION

| Device          | Package     | Operating Temperature |
|-----------------|-------------|-----------------------|
| S1D2503X01-D0B0 | 32-DIP-600A | -25 °C — +80°C        |

## FEATURES

- 3-channel matched R/G/B Video Amplifier
- I<sup>2</sup>C BUS control items
  - Contrast control
  - Brightness control
  - SUB contrast control for each channel
  - OSD contrast control
  - Cut-off control for each channel
  - Brightness control for cut-off
  - Switch registers for SBLK, half tone, cut-off INT/EXT, BPS (Blank Pulse Input Polarity Selection) and CPS (Clamp Pulse Input Polarity Selection).
- Built in clamp gate with anti OSD sagging
- Built in OSD Interface, OSD BLK
- Built in OSD Intensity Interface
- Built in ABL (Automatic Beam Limitation)
- Built in video input clamp, BRT clamp
- Built in video & OSD half tone function on OSD picture (OSD raster 8 colors and 3 raster selection by HR/G/B)
- Built in smooth video contrast control with external capacitor.
- 3-channel R/G/B video amplifier 200MHz @f-3dB
- TTL OSD inputs, 80MHz bandwidth
- Contrast control range: 38dB
- SUB contrast control range: 11dB
- OSD contrast control range: 38dB
- Capable of 7Vp-p output swing
- High speed OSD BLK

**BLOCK DIAGRAM****Figure 1. Block Diagram**

**PIN CONFIGURATION****Figure 2. Pin Configuration**

**Table 1. Pin Configuration (continued)**

| <b>Pin No</b> | <b>Symbol</b> | <b>I/O</b> | <b>Configuration</b>    |
|---------------|---------------|------------|-------------------------|
| 1             | ROSD          | I          | Red OSD input           |
| 2             | GOSD          | I          | Green OSD input         |
| 3             | BOSD          | I          | Blue OSD input          |
| 4             | VI/OSD_SW     | I          | Video or OSD switch     |
| 5             | RIN           | I          | Red video input         |
| 6             | VCC1          | -          | VCC (normal)            |
| 7             | GND1          | -          | Ground1 (normal)        |
| 8             | GIN           | I          | Green video input       |
| 9             | VDD           | -          | VDD (logic)             |
| 10            | BIN           | I          | Blue video input        |
| 11            | VSS           | -          | Ground (logic)          |
| 12            | ABL           | I          | Automatic beam limit    |
| 13            | SCL           | I/O        | Serial clock            |
| 14            | SDA           | I/O        | Serial data             |
| 15            | C1            | -          | Contrast cap            |
| 16            | -             | -          | -                       |
| 17            | DTEST         | -          | -                       |
| 18            | INT           | -          | OSD intensity           |
| 19            | BCT           | I          | Blue cut off control    |
| 20            | GCT           | I          | Green cut off control   |
| 21            | RCT           | I          | Red cut off control     |
| 22            | CLP           | I          | Clamp gate signal input |
| 23            | BLK           | I          | Blank gate signal input |
| 24            | BCLP          | -          | Blue clamp cap          |
| 25            | BOUT          | O          | Blue video output       |
| 26            | GND2          | -          | Ground2 (drive part)    |
| 27            | VCC2          | -          | VCC (drive part)        |
| 28            | GOUT          | O          | Green video output      |
| 29            | GCLP          | -          | Green clamp cap         |
| 30            | ROUT          | O          | Red video output        |
| 31            | RCLP          | -          | Red clamp cap           |
| 32            | B/U           | I          | Brightness uniformity   |

## PIN DESCRIPTION

**Table 2. Pin Description**

| Pin No | Pin Name                        | Schematic   | Description  |        |      |     |     |       |  |
|--------|---------------------------------|---|--|--------|------|-----|-----|-------|--|
| 1      | Red OSD input<br>(ROSD)         |   | OSD input signals are in TTL level and will be connected to ground when switching to video input       |        |      |     |     |       |  |
| 2      | Green OSD input<br>(GOSD)       |   |  |        |      |     |     |       |  |
| 3      | Blue OSD input<br>(BOSD)        |   |  |        |      |     |     |       |  |
| 4      | Video/OSD switch<br>(VI/OSD_SW) |   | Video/OSD signal is switched by pin4 DC level<br>PIN4 = 'High', OSD input<br>PIN4 = 'Low', video input |        |      |     |     |       |  |
|        |                                 | <table border="1"> <thead> <tr> <th>Pin4</th><th>Output</th></tr> </thead> <tbody> <tr> <td>High</td><td>OSD</td></tr> <tr> <td>Low</td><td>Video</td></tr> </tbody> </table> | Pin4   | Output | High | OSD | Low | Video |  |
| Pin4   | Output                          |   |  |        |      |     |     |       |  |
| High   | OSD                             |   |  |        |      |     |     |       |  |
| Low    | Video                           |   |  |        |      |     |     |       |  |
| 5      | Red video input<br>(RIN)        |   | MAX input video signal is 0.7Vpp   |        |      |     |     |       |  |
| 8      | Green video input<br>(GIN)      |   |  |        |      |     |     |       |  |
| 10     | Blue video input<br>(BIN)       |   |  |        |      |     |     |       |  |
| 6      | VCC1                            | -   | Normal power supply (12V)  |        |      |     |     |       |  |
| 7      | GND1                            | -   | Normal ground  |        |      |     |     |       |  |
| 9      | VDD                             | -   | Logic power supply (5V)  |        |      |     |     |       |  |
| 11     | VSS                             | -   | Logic ground   |        |      |     |     |       |  |

**Table 2. Pin Description (Continued)**

| Pin No | Pin Name                 | Schematic | Description  |
|--------|--------------------------|-----------|--|
| 12     | ABL                      |           | Auto beam limitation input (control range: 0.5 — 4.5V) |
| 13     | Serial clock input (SCL) |           | SCL, SDA for I <sup>2</sup> C bus control              |
| 14     | Serial data input (SDA)  |           |  |
| 15     | Contrast cap1            | -         | External contrast cap pin                              |
| 17     | DAC test pin             |           | DAC current (0 - 500uA)                                |

Table 2. Pin Description (Continued)

| Pin No  | Pin Name                    | Schematic | Description  |         |            |   |     |   |      |
|---------|-----------------------------|-----------|--|---------|------------|---|-----|---|------|
| 18      | OSD intensity input (INT)   |           | Active high  |         |            |   |     |   |      |
| 19      | Blue cut-off control (BCT)  |           | Cut-off control output   |         |            |   |     |   |      |
| 20      | Green cut-off control (GCT) |           |  |         |            |   |     |   |      |
| 21      | Red cut-off control (RCT)   |           |  |         |            |   |     |   |      |
| 22      | Clamp gate input (CLP)      |           | <p>Video amp active when clamp gate signal is in low TTL level.</p> <table border="1"> <tr> <th>CPS Bit</th> <th>CLP Signal</th> </tr> <tr> <td>0</td> <td>Low</td> </tr> <tr> <td>1</td> <td>High</td> </tr> </table> <p>Clamp gate min. pulse width : 0.2us, at f<sub>h</sub>: 50kHz</p> | CPS Bit | CLP Signal | 0 | Low | 1 | High |
| CPS Bit | CLP Signal                  |           |  |         |            |   |     |   |      |
| 0       | Low                         |           |  |         |            |   |     |   |      |
| 1       | High                        |           |  |         |            |   |     |   |      |
| 23      | Blank gate input (BLK)      |           | <p>Video amp blanks video signal when blank gate signal is in low TTL level.</p> <table border="1"> <tr> <th>BPS Bit</th> <th>BLK Signal</th> </tr> <tr> <td>0</td> <td>Low</td> </tr> <tr> <td>1</td> <td>High</td> </tr> </table>  | BPS Bit | BLK Signal | 0 | Low | 1 | High |
| BPS Bit | BLK Signal                  |           |  |         |            |   |     |   |      |
| 0       | Low                         |           |  |         |            |   |     |   |      |
| 1       | High                        |           |  |         |            |   |     |   |      |

**Table 2. Pin Description (Continued)**

| Pin No | Pin Name                   | Schematic | Description  |
|--------|----------------------------|-----------|--|
| 31     | Red clamp cap (RCLP)       |           | Brightness control activated by charging and discharging of the external cap. (0.1μF)<br>(During clamp gate) |
| 29     | Green clamp cap (GCLP)     |           |  |
| 24     | Blue clamp cap (BCLP)      |           |  |
| 30     | Red video output (ROUT)    |           | Video signal output  |
| 28     | Green video output (GOUT)  |           |  |
| 25     | Blue video output (BOUT)   |           |  |
| 26     | GND2                       | -         | Drive ground   |
| 27     | VCC2                       | -         | Drive power supply (12V)   |
| 32     | Brightness uniformity (BU) |           | BU interface input   |

**ABSOLUTE MAXIMUM RATING (TA = 25 °C) <sup>(see 1)</sup>****Table 3. Absolute Maximum Rating**

| No | Item                                     | Symbol             | Value |      |      | Unit                 |
|----|--|--------------------|-------|------|------|----------------------|
|    |  |                    | Min   | Typ  | Max  |                      |
| 1  | Maximum supply voltage                   | V <sub>CC1/2</sub> | -     | -    | 13.2 | V                    |
| 2  | Operating temperature <sup>(see 2)</sup> | T <sub>opr</sub>   | -25   | -    | 80   | °C                   |
| 3  | Storage temperature                      | T <sub>stg</sub>   | -65   | -    | 150  | °C                   |
| 4  | Operating supply voltage                 | V <sub>ccop</sub>  | 11.4  | 12.0 | 12.6 | V <sup>(see 3)</sup> |
| 5  | Power dissipation                        | P <sub>D</sub>     | -     | -    | 1.38 | W                    |
| 6  | Logic part power supply                  | V <sub>DD</sub>    | -     | -    | 5.5  | V                    |

**THERMAL & ESD PARAMETER****Table 4. Thermal & ESD Parameter**

| No | Item                                     | Symbol          | Value |     |     | Unit |
|----|--|-----------------|-------|-----|-----|------|
|    |  |                 | Min   | Typ | Max |      |
| 1  | Thermal resistance<br>(junction-ambient) | θ <sub>ja</sub> | -     | 50  | -   | °C/W |
| 2  | Junction temperature                     | T <sub>j</sub>  | -     | 149 | -   | °C   |
| 3  | Human body mode<br>(C = 100p, R = 1.5k)  | HBM             | ±2    | -   | -   | KV   |
| 4  | Machine model<br>(C = 200p, R = 0)       | MM              | ±300  | -   | -   | V    |
| 5  | Charge device model                      | CDM             | ±800  | -   | -   | V    |

**ELECTRICAL CHARACTERISTICS****DC ELECTRICAL CHARACTERISTICS**

$T_a = 25^\circ C$ ,  $V_{CC1} = V_{CC2} = 12V$ ;  $V_{DD} = 5V$ ; Pin1, 2, 3, 4 = 0V; Pin22 4V; Pin18, 32 = 0V; POR; unless otherwise stated

**Table 5. DC Electrical Characteristics**

| Parameter                              | Symbol                  | Conditions   | Min  | Typ  | Max  | Unit |
|--|-------------------------|--|------|------|------|------|
| Supply current                         | $I_{CC}$ (see 4)        |  | 80   | 110  | 140  | mA   |
| Maximum supply current                 | $I_{CCmax}$             | $V_{CC1, 2} = 15V$   | 100  | 140  | 180  | mA   |
| Video input bias voltage               | $V_{bias}$              |  | 1.6  | 1.9  | 2.2  | V    |
| Clamp gate low input voltage           | $V_{22L}$               | $P_{22} = 4V \rightarrow 0V$   | 1.0  | 1.5  | 2.0  | V    |
| Clamp gate high input voltage          | $V_{22H}$               | $P_{22} = 0V \rightarrow 4V$   | 1.0  | 1.5  | 2.0  | V    |
| Clamp gate low input current           | $I_{22L}$               |  | -8   | -4   | -    | uA   |
| Clamp gate high input current          | $I_{22H}$               | $P_{22} = 12V$   | -    | 3    | 6    | uA   |
| Clamp cap charge current               | $I_{clamp+}$            | $P_{24, 29, 31} = 4V$  | 0.4  | 0.8  | 1.2  | mA   |
| Clamp cap discharge current            | $I_{clamp-}$            | $P_{24, 29, 31} = 8V$  | -1.2 | -0.8 | -0.4 | mA   |
| Blank gate low input voltage           | $V_{23L}$               | $P_{23} = 4V \rightarrow 0V$   | 1.0  | 1.5  | 2.0  | V    |
| Blank gate high input voltage          | $V_{23H}$               | $P_{23} = 0V \rightarrow 4V$   | 1.0  | 1.5  | 2.0  | V    |
| Blank gate low input current           | $I_{23L}$               | $P_{23} = 0V$  | -8   | -4   | -    | uA   |
| Blank gate high input current          | $I_{23H}$               | $P_{23} = 12V$   | -    | 3    | 6    | uA   |
| BRT output voltage (POR)               | $V_{Op}$                | $P_{22} = S8$ (pulse width 0.2us/38kHz)                                | 0.9  | 1.4  | 1.9  | uA   |
| Black level voltage channel difference | $\Delta V_{BL}$ (see 5) |  | -0.3 | -    | 0.3  | V    |
| Clamp cap high voltage                 | $V_{CLP}$               | $V_{CC1, 2} = 15V$   | 8    | 10   | 12   | V    |
| Video output high voltage              | $V_{OH}$                | $P_{22} = 4V$  | 6.2  | 7.5  | 9    | V    |
| Video blank output voltage             | $V_{OB}$                |  | -    | 0.1  | 0.2  | V    |
| SCL high input current                 | $I_{13H}$               |  | -    | 0.01 | 1    | uA   |
| SDA high input current                 | $I_{14H}$               |  | -    | 0.01 | 1    | uA   |
| SCL/SDA low level input voltage        | $V_{busL}$              | OB: O/H, SCL/SDT signal high = 3.5V, low = 1.5V                        | -    | -    | 1.5  | V    |
| SCL/SDA high level input voltage       | $V_{busH}$              |  | 3.5  | -    | -    | V    |
| SCL/SDA input pin ref. voltage         | $V_{busR}$              | $P_{13, 14} = \text{open status}$                                      | 1.5  | 2.0  | 2.5  | V    |
| Video input resistance                 | $VIDEOin$               |  | 10   | 100  | -    | kΩ   |
| Spot killer voltage                    | $V_{spot}$              | $V_{CC1, 2} = 12 \rightarrow 9V$                                       | 9.2  | 10.4 | 11.2 | V    |
| POR ext. cut-off output current        | $I_{ctXpo}$             |  | 150  | 250  | 350  | uA   |
| Cut-off min. output voltage difference | $\Delta V_{cutmin}$     | $\Delta V_{cutmin} = V_{out} [07, 08, 09: 00H] - V_{out} [\text{POR}]$ | -0.6 | -0.4 | -0.2 | V    |
| Cut-off max. output voltage difference | $\Delta V_{cutmax}$     | $\Delta V_{cutmax} = V_{out} [07, 08, 09: FFH] - V_{out} [\text{POR}]$ | 0.2  | 0.4  | 0.6  | V    |

**Table 5. DC Electrical Characteristics (Continued)**

| Parameter                               | Symbol             | Conditions   | Min  | Typ | Max | Unit |
|---|--------------------|--|------|-----|-----|------|
| Ext. cut-off output current range       | $\Delta I_{ctx}$   | OB: 04H, P <sub>19, 20, 21</sub> = 5V,<br>$\Delta I_{ctx} = P20\$ \mid [07, 08, 09: FFH] - P20\$ \mid [07, 08, 09: 00H]$ | 330  | 480 | 630 | uA   |
| Cut-off BRT output current range        | $\Delta I_{ctbrt}$ | OB: 04H, P <sub>19, 20, 21</sub> = 5V,<br>$\Delta I_{ctbrt} = P20\$ \mid [06:FFH] - P20\$ \mid [06:00H]$                 | 130  | 200 | 330 | uA   |
| Ext. cut-off offset output current1     | I <sub>c1</sub>    | OB: 04H, P <sub>19, 20, 21</sub> = 5V, 06 - 09:<br>00H, CS1 bit = 1  | 60   | 90  | 120 | uA   |
| Ext. cut-off offset output current2     | I <sub>c2</sub>    | OB: 04H, P <sub>19, 20, 21</sub> = 5V, 06 - 09:<br>00H, CS2 bit = 1  | 60   | 90  | 120 | uA   |
| Video soft blank output voltage         | V <sub>Osoft</sub> | OB: 01H  | -    | 0.1 | 0.2 | V    |
| Wrong slave address det.                | WSADDR             | OB: 01H, when wrong slave address<br>is inputted you must measure<br>voltage.  | 0.9  | 1.4 | 1.9 | V    |
| Blank polarity selector voltage         | V <sub>BPS</sub>   | OB: 02H  | -    | 0.1 | 0.2 | V    |
| Clamp polarity selector voltage         | V <sub>CPS</sub>   | OB: 20H  | 0.9  | 1.4 | 1.9 | V    |
| Video brightness low output<br>voltage  | V <sub>OBL</sub>   | 01: 00H  | -    | 0.1 | 0.2 | V    |
| Video output worst low output           | V <sub>LOW</sub>   |  | -0.2 | -   | 0.2 | V    |
| Video brightness high output<br>voltage | V <sub>OBH</sub>   | 01: FFH  | 2.2  | 2.8 | 3.4 | V    |
| BU input bias voltage                   | V <sub>BU</sub>    | 01: 80H  | 4    | 4.8 | 5.6 | V    |

**AC ELECTRICAL CHARACTERISTICS**

$T_a = 25^\circ C$ ,  $V_{CC1} = V_{CC2} = 12V$ ;  $V_{DD} = 5V$ ; Pin1, 2, 3, 4 = 0V; Pin5, 8, 10 = S1; Pin23 = 4V; Pin22 = S8; Pin18, 32 = 0V; POR.

$Vin = 0.56V_{pp}$  manually adjust video output pins 25, 28 and 30 to 4V DC for the AC test <sup>(see 11)</sup> unless otherwise stated <sup>(see 12)</sup>

**Table 6. AC Electrical Characteristics**

| Parameter                                    | Symbol                                 | Conditions  | Min   | Typ   | Max  | Unit |
|--|--|---|-------|-------|------|------|
| Video bandwidth <sup>(see 7,8)</sup>         | f -3dB                                 | $P_{5, 8, 10} = S2, 00, 02, 03, 04 = FFH$<br>When $P_{22} = 0V$ , you must measure clamp cap pin voltage.<br>Then $P_{22} = 4V$ , $P_8 = 2.2V$ , clamp cap pin = above measurement voltage.                                     | 200   | 250   | -    | MHz  |
| Video amp gain                               | AVmax                                  | $P_{22} = S8$ (low: 0.5V, high: 3V) 00, 02, 03, 04 = FFH  | 15.5  | 17.5  | 19.5 | dB   |
| Max. gain channel difference                 | $\Delta AV_{max}$ <sup>(see 6,7)</sup> | $AV_{max} = 20\log(V_{out} / Vin)$<br>$\Delta AV_{max} = 20\log(V_{outch1} / V_{outch2})$   | -1    | -     | 1    | dB   |
| Low gain channel difference                  | $\Delta AV_{low}$ <sup>(see 6,7)</sup> | $P_{22} = S8$ (low: 0.5V, high: 3V), 00 = 40H, 02, 03, 04 = FFH<br>$\Delta AV_{low} = 20\log(V_{outch1} / V_{outch2})$  | -1    | -     | 1    | dB   |
| Sub drive ctrl max-center                    | AVDmax                                 | $AVD_{max} = 20\log(V_{out} [02, 03, 04: 80H] / V_{out} [02, 03, 04: FFH])$   | -5    | -4    | -3   | dB   |
| Sub drive ctrl min-center                    | AVDmin                                 | $AVD_{min} = 20\log(V_{out} [02, 03, 04: 00H] / V_{out} [02, 03, 04: 80H])$   | -11   | -8    | -5   | dB   |
| Contrast ctrl max-center                     | AVCmax                                 | $AVC_{max} = 20\log(V_{out} [02, 03, 04: 80H] / V_{out} [02, 03, 04: FFH])$   | -7.5  | -6    | -4.5 | dB   |
| Contrast ctrl min-center                     | AVCmin                                 | $AVC_{min} = 20\log(V_{out} [00:00H] / V_{out} [00, 02, 03, 04: 80H])$  | -     | -     | -35  | dB   |
| ABL control range                            | $\Delta ABL$                           | 00, 02, 03, 04 = FFH, $\Delta ABL = 20\log(V_{low} [P12 = 0.5V] / V_{max} [P12 = 5V])$  | -14.5 | -11.5 | -8.5 | dB   |
| BU modulation ratio1                         | BU1                                    | $P_{32} = S9$   | 6     | 12    | 18   | %    |
| BU modulation ratio2                         | BU2                                    |   | 18    | 24    | 30   | %    |
| Video amp THD                                | THD                                    | $P_{5, 8, 10} = S5, P_{22} = 4V, P_{24, 29, 31} = \text{Var.}$  | -     | 1     | 5    | %    |
| Video rising time <sup>(see 7)</sup>         | tr                                     | $P_{5, 8, 10} = S6, P_{24, 29, 31} = \text{Var.}$   | -     | 1.4   | 1.8  | nS   |
| Video falling time <sup>(see 7)</sup>        | tf                                     |   | -     | 1.4   | 1.8  | nS   |
| Blank output rising time <sup>(see 7)</sup>  | trBlank                                | $P_{22} = 0V, P_{23} = S7$  | -     | 3     | 10   | nS   |
| Blank output falling time <sup>(see 7)</sup> | tfBlank                                |   | -     | 5     | 12   | nS   |
| Blank rising prop. delay                     | trBlankPr                              |   | -     | 25    | 35   | nS   |
| Blank falling prop. delay                    | tfBlankPr                              |   | -     | 15    | 25   | nS   |
| Video output channel crosstalk 10kHz         | CT_10K <sup>(see 9)</sup>              | $P_5 = S3, P_{22} = 4V, 00, 02, 03, 04: FFH$  | -     | -65   | -45  | dB   |
| Video output channel crosstalk 10MHz         | CT_10M <sup>(see 7,9)</sup>            | When $P_{22} = 0V$ , you must measure clamp cap pin voltage.<br>Then $P_{22} = 4V$ , video input pin = 2.2V DC bias, clamp cap pin = above measurement voltage<br>$CT-10K = 20\log(V_{outch2} / V_{outch2} [AV_{max} V_{out}])$ | -     | -50   | -35  | dB   |

**OSD ELECTRICAL CHARACTERISTICS**Ta = 25 °C, V<sub>CC1</sub> = V<sub>CC2</sub> = 12V; V<sub>DD</sub> = 5V;


Pin1, 2, 3, 4 = 4V; Pin23 = 4V; Pin12, 18, 22, 32 = 0V; POR; unless otherwise stated

**Table 7. OSD Electrical Characteristics**

| Parameter                       | Symbol              | Conditions  | Min  | Typ | Max | Unit            |
|---------------------------------|---------------------|---|------|-----|-----|-----------------|
| OSD low input voltage           | V <sub>OSDL</sub>   | P <sub>4</sub> = S7, P <sub>1, 2, 3</sub> = 4V → 0V   | 2.0  | 2.5 | 3.0 | V               |
| OSD high input voltage          | V <sub>OSDH</sub>   | P <sub>4</sub> = S7, P <sub>1, 2, 3</sub> = 0V → 4V   | 2.0  | 2.5 | 3.0 | V               |
| OSD select low input voltage    | V <sub>osdsL</sub>  | P <sub>4</sub> = S7 (S7's level 5Vpp → 0Vpp)  | 2.0  | 2.5 | 3.0 | V               |
| OSD select high input voltage   | V <sub>osdsH</sub>  | P <sub>4</sub> = S7 (S7's level 0Vpp → 5Vpp)  | 2.0  | 2.5 | 3.0 | V               |
| OSD output voltage              | V <sub>osd</sub>    | P <sub>1, 2, 3</sub> = 3V, P <sub>4</sub> = S7, 05: FFH   | 2.6  | 3.6 | 4.6 | V <sub>PP</sub> |
| OSD gain channel difference     | ΔV <sub>osd</sub>   | P <sub>1, 2, 3</sub> = 3V, P <sub>4</sub> = S7, 05: FF,<br>ΔV <sub>osd</sub> = V <sub>osdch1</sub> - V <sub>osdch2</sub>  | -300 | -   | 300 | mVpp            |
| OSD attenuation                 | V <sub>osdatt</sub> | P <sub>1, 2, 3</sub> = 3V, P <sub>4</sub> + S7, V <sub>osdatt</sub> =<br>V <sub>osd</sub> [05:80H] / V <sub>osd</sub> [05:FFH] × 100  | 30   | 50  | 70  | %               |
| OSD low gain channel difference | ΔV <sub>osdL</sub>  | P <sub>1, 2, 3</sub> = 3V, P <sub>4</sub> + S7, ΔV <sub>osdL</sub> =<br>V <sub>osdch1</sub> [05:80H] - V <sub>osdch2</sub> [05:80H]   | -300 | -   | 300 | mVpp            |
| Video/OSD switch time           | tr (OSD-s)          | P <sub>4</sub> = S7, P <sub>22</sub> = S8   | -    | 4   | 10  | nS              |
| OSD/video switch time           | tf (OSD-s)          |   | -    | 4   | 10  | nS              |
| Video/OSD prop. delay           | tr-prop (OSD-s)     |   | -    | 5   | 15  | nS              |
| OSD/video prop. delay           | tf-prop (OSD-s)     |   | -    | 10  | 20  | nS              |
| OSD rising time                 | tr <sub>OSD</sub>   | P <sub>1, 2, 3</sub> = S7, P <sub>4, 22</sub> = S8  | -    | 4   | 8   | nS              |
| OSD falling time                | tf <sub>OSD</sub>   |   | -    | 4   | 8   | nS              |
| OSD rising prop. delay          | tr-prop             |   | -    | 5   | 15  | nS              |
| OSD falling prop. delay         | tf-prop             |   | -    | 5   | 15  | nS              |
| Video/OSD 10MHz crosstalk       | CTVi/OSD-10M        | P <sub>1, 2, 3</sub> = none, P <sub>5, 8, 10</sub> = S4,<br>P <sub>22</sub> = S8, 00, 02, 03, 04, 05: FFH)<br>CTVs/OSD-10M = 20log<br>(V <sub>out</sub> [P <sub>4</sub> = S8] / V <sub>out</sub> [P <sub>4</sub> = 0V]) | -    | -50 | -35 | dB              |
| R OSD HT attenuation (blue)     | VHTblueR            | P <sub>1, 2, 3</sub> = 4V, P <sub>4</sub> = S7, P <sub>22</sub> = S8,<br>05: FFH<br>VHTblue = V <sub>out</sub> [04:41H] / V <sub>out</sub><br>[04:00H] × 100  | 80   | 100 | 120 | %               |
| G OSD HT attenuation (blue)     | VHTblueG            |   | 80   | 100 | 120 | %               |
| B OSD HT attenuation (blue)     | VHTblueB            |   | 30   | 50  | 70  | %               |
| R OSD HT attenuation (white)    | VHTwhiteR           | P <sub>1, 2, 3</sub> = 4V, P <sub>4</sub> = S7, P <sub>22</sub> = S8,<br>05: FFH<br>VHTwhite = V <sub>out</sub> [04:48H] / V <sub>out</sub><br>[04:00H] × 100   | 30   | 50  | 70  | %               |
| G OSD HT attenuation (white)    | VHTwhiteG           |   | 30   | 50  | 70  | %               |
| B OSD HT attenuation (white)    | VHTwhiteB           |   | 30   | 50  | 70  | %               |
| OSD intensity attenuation       | V <sub>intatt</sub> | P <sub>4</sub> = S7, P <sub>22</sub> = S8, 05: FFH, OA: 00H<br>V <sub>intatt</sub> = V <sub>out</sub> [P <sub>18</sub> = 0V] / V <sub>out</sub> [P <sub>18</sub> =<br>3V] × 100   | 30   | 50  | 70  | %               |
| OSD contrast low output         | V <sub>OCL</sub>    | P <sub>4</sub> = S7, P <sub>22</sub> = S8, 05: 00H,<br>V <sub>CC1, 2</sub> : 15V<br>V <sub>1</sub> = 4V, P <sub>2, 3</sub> = 0V, P <sub>4</sub> = S7, P <sub>22</sub> =<br>S8, 00, 02, 03, 04, 05: FFH                  | -    | -   | 0.2 | V <sub>PP</sub> |
| OSD output channel crosstalk    | V <sub>OSDCT</sub>  |   | -0.3 | -   | 0.3 | V <sub>PP</sub> |

**I<sup>2</sup>C BUS RECOMMENDED OPERATING CONDITIONS****Table 8. I<sup>2</sup>C BUS Recommended Operating Conditions**

| Parameter                                     | Symbol              | Min  | Typ | Max | Unit |
|---|---------------------|------|-----|-----|------|
| Input high level voltage                      | V <sub>inH</sub>    | 3.0  | -   | -   | V    |
| Input low level voltage                       | V <sub>inL</sub>    | -    | -   | 1.5 | V    |
| SCL clock frequency                           | f <sub>SCL</sub>    | -    | -   | 200 | kHz  |
| Hold time before a new transmission can start | t <sub>BUF</sub>    | 1.3  | -   | -   | uS   |
| Hold time for start condition                 | t <sub>HDS</sub>    | 0.6  | -   | -   | uS   |
| Set-up time for stop conditions               | t <sub>SUP</sub>    | 0.6  | -   | -   | uS   |
| The low period of SCL                         | t <sub>LOW</sub>    | 1.3  | -   | -   | uS   |
| The high period of SCL                        | t <sub>HIGH</sub>   | 0.6  | -   | -   | uS   |
| Hold time data                                | t <sub>HDAT</sub>   | 0.3  | -   | -   | uS   |
| Set-up time data                              | t <sub>SUPDAT</sub> | 0.25 | -   | -   | uS   |
| Rise time of SCL                              | t <sub>R</sub>      | -    | -   | 1.0 | uS   |
| Fall time of SCL                              | t <sub>F</sub>      | -    | -   | 3.0 | uS   |

**I<sup>2</sup>C BUS TIMING REQUIREMENT****Figure 3. I<sup>2</sup>C BUS Timing Requirement**

**NOTES:**

1. Absolute maximum rating indicates the limit beyond which damage to the device may occur.
2. Operating ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the electrical characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
3. VCC supply pins 6, and 27 must be externally wired together to prevent internal damage during VCC power on/off cycles.
4. The supply current specified is the quiescent current for VCC1/VCC2 and VDD with  $RL = \infty$ . The supply current for VCC2 (pin 27) also depends on the output load.
5. Output voltage is dependent on load resistor. Test circuit uses  $RL = 390\Omega$ .
6. Measure gain difference between any two amplifiers  $V_{in} = 560mV_{pp}$ .
7. When measuring video amplifier bandwidth or pulse rise and fall times, a double sided full ground plane printed circuit board without socket is recommended. Video amplifier 10MHz isolation test also requires this printed circuit board. The reason for a double sided full ground plane PCB is that large measurement variations occur in single sided PCBs.
8. Adjust input frequency from 10MHz (AV max reference level) to the -3dB frequency ( $f_{-3dB}$ ).
9. Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at  $f_{in} = 10MHz$  for Iso\_10MHz.
10. A minimum pulse width of 200 ns is guaranteed for a horizontal line of 15kHz. This limit is guaranteed by design. If a lower line rate is used a longer clamp pulse may be required.
11. During the AC test the 4V DC level is the center voltage of the AC output signal. For example. If the output is 4Vpp the signal will swing between 2V DC and 6V DC.
12. These parameters are not tested on each product which is controlled by an internal qualification procedure.

**TEST SIGNAL FORMAT****Table 1. Test Signal Format**










| Signal Name | Input Signal Formal  | Signal Description  |
|-------------|--|---|
| S1          |  <p>[V] <math>\rightarrow</math> [t]</p> <p>Video</p> <p>Sync</p> <p>4μs</p> | Video gain measurement<br>Video = 1MHz/0.56Vpp<br>(Half-Tone: 5MHz)<br>Sync = 50kHz |
| S2          |  <p>[V] <math>\rightarrow</math> [t]</p> <p>Video</p> <p>2V</p>              | Video bandwidth measurement<br>Video = 1 - 200MHz/<br>0.56Vpp                       |
| S3          |  <p>[V] <math>\rightarrow</math> [t]</p> <p>Video</p> <p>2V</p>             | Crosstalk (10kHz)<br>measurement<br>Video = 10kHz/0.56Vpp                           |
| S4          |  <p>[V] <math>\rightarrow</math> [t]</p> <p>Video</p> <p>2V</p>            | Crosstalk (10MHz)<br>measurement<br>Video = 10MHz/0.56Vpp                           |
| S5          |  <p>[V] <math>\rightarrow</math> [t]</p> <p>Video</p> <p>0.56Vpp</p>       | THD measurement<br>Video = 19kHz/0.56Vpp  |

Table 1. Input Signal Formal (Continued)

| Signal Name | Input Signal Formal   | Signal Description   |
|-------------|---|--|
| S6          |  <p>[V] ↑                          [t] →</p> <p>Video</p> <p>0.56Vpp</p>              | Video Tr/Tf measurement<br>Video = 200kHz/0.7Vpp<br>(Duty = 50%)   |
| S7          |  <p>[V] ↑                          [t] →</p> <p>OSD</p> <p>Duty = 50%</p> <p>5Vpp</p> | OSD gain, OSD Tr/Tf,<br>propagation delay<br>measurement<br>OSD S/W input<br>OSD = 200kHz/5Vpp<br>(Duty = 50%) |
| S8          |  <p>[V] ↑                          [t] →</p> <p>Clamp</p> <p>tsync = 0.2uS</p>        | Clamp gate input<br>Clamp = 50kHz (5Vpp)<br>(Half-Tone: 200kHz)<br>tsync = 0.2uS                               |
| S9          |  <p>[V] ↑                          [t] →</p> <p>1.25/<br/>2.5Vpp</p>                | BU input (200kHz)<br>- BU1 = 1.25Vpp<br>- BU2 = 2.5Vpp   |

- S1, S6, S7, S9 signals low level must be synchronized with the S8 signal's sync. term.
- The input signal level uses the IC pin as reference

## FUNCTIONAL DESCRIPTION

### OSD INTENSITY INPUT (ACTIVE: HIGH)

This input pin is used to indicate the OSD color intensity.

Thus, 16 color selection is achievable by combining this intensity pin with R/G/B OSD input.

### OSD INPUTS

The S1D2503X01-D0B0 includes all the circuitry necessary to mix OSD signals into the R/G/B video signal.

You need 4 pins for function. (R/G/B OSD, OSD blanking)

### DATA TRANSFER

All bytes are sent MSB (Most Significant Bit) bit first and the write data transfer is closed by a stop.

The MCU can write data into the S1D2503X01-D0B0 registers. To do that, after a start, the MCU must send:

- The I<sup>2</sup>C address slave byte with a low level for R/W bit (bit1)
- The byte of the internal register address where the MCU wants to write data (sub address)
- The data
- Stop


### *Serial Interface*

The 2-wires serial interface is an I<sup>2</sup>C bus interface.

The slave address of the S1D2503X01-D0B0 is DC (hexadecimal)

| Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1  |
|------|------|------|------|------|------|------|-------|
| 1    | 1    | 0    | 1    | 1    | 1    | 0    | 0 (W) |

### I<sup>2</sup>C Bus Write Operation: A complete data transfer




**Data Transfer Format**

- 1Byte Data Transfer

|     |            |   |   |          |   |      |   |     |
|-----|------------|---|---|----------|---|------|---|-----|
| STA | Slave Adrs | W | A | Sub Adrs | A | Data | A | STO |
|-----|------------|---|---|----------|---|------|---|-----|

- Multi Data Transfer


|     |            |   |   |          |   |      |   |          |   |      |     |
|-----|------------|---|---|----------|---|------|---|----------|---|------|-----|
| STA | Slave Adrs | W | A | Sub Adrs | A | Data | A | Sub Adrs | A | Data | --- |
|-----|------------|---|---|----------|---|------|---|----------|---|------|-----|



- Automatic Increment

The automatic increment feature of the sub address enables a quick slave receiver initialization within one transmission, by the I<sup>2</sup>C bus controller

|     |            |   |   |                         |   |                    |   |                    |   |                    |     |
|-----|------------|---|---|-------------------------|---|--------------------|---|--------------------|---|--------------------|-----|
| STA | Slave Adrs | W | A | Auto Adrs<br>(1XXX0000) | A | Data<br>(sub: 00H) | A | Data<br>(sub: 01H) | A | Data<br>(sub: 03H) | --- |
|-----|------------|---|---|-------------------------|---|--------------------|---|--------------------|---|--------------------|-----|



## SUB ADDRESS ALLOCATION MAP (SLAVE ADDRESS: DCH)

| Sub Address<br>(Hex) | Function                   |     |     |     |     |     |     |      | DAC Bits | Int. Value<br>(Hex) |
|----------------------|----------------------------|-----|-----|-----|-----|-----|-----|------|----------|---------------------|
|                      | D7                         | D6  | D5  | D4  | D3  | D2  | D1  | D0   |          |                     |
| 00H                  | Contrast control           |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 01H                  | Brightness control (3-ch)  |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 02H                  | SUB contrast control (R)   |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 03H                  | SUB contrast control (G)   |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 04H                  | SUB contrast control (B)   |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 05H                  | OSD contrast control       |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 06H                  | Cut-off brightness control |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 07H                  | Cut-off control (R)        |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 08H                  | Cut-off control (G)        |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 09H                  | Cut-off control (B)        |     |     |     |     |     |     |      | 8 bits   | 80H                 |
| 0AH                  | -                          | HB2 | HG2 | HR2 | HB1 | HG1 | HR1 | HT   | -        | 00H                 |
| 0BH                  | -                          | -   | CPS | CS2 | CS1 | CT  | BPS | SBLK | -        | 00H                 |
| 0CH                  | -                          | HB3 | HG3 | HR3 | T4  | T3  | T2  | T1   | -        | 0FH                 |

- SBLK: Soft blanking switch (1: on, 0: off)
- CPS: Clamping input polarity selection (1: pos., 0: neg.)
- BPS: Blanking input polarity selection (1: pos., 0: neg.)
- HT: Video & OSD half tone (1: on, 0: off)
- HR/HG/HB: OSD raster color switch for video half tone (HT = 1)

| OSD Raster1 |     |     | OSD Raster2 |     |     | OSD Raster3 |     |     | Half Tone       |
|-------------|-----|-----|-------------|-----|-----|-------------|-----|-----|-----------------|
| HR1         | HG1 | HB1 | HR2         | HG2 | HB2 | HR3         | HG3 | HB3 |                 |
| 0           | 0   | 0   | 0           | 0   | 0   | 0           | 0   | 0   | Black (initial) |
| 0           | 0   | 1   | 0           | 0   | 1   | 0           | 0   | 1   | Blue            |
| 0           | 1   | 0   | 0           | 1   | 0   | 0           | 1   | 0   | Green           |
| 0           | 1   | 1   | 0           | 1   | 1   | 0           | 1   | 1   | Cyan            |
| 1           | 0   | 0   | 1           | 0   | 0   | 1           | 0   | 0   | Red             |
| 1           | 0   | 1   | 1           | 0   | 1   | 1           | 0   | 1   | Magenta         |
| 1           | 1   | 0   | 1           | 1   | 0   | 1           | 1   | 0   | Yellow          |
| 1           | 1   | 1   | 1           | 1   | 1   | 1           | 1   | 1   | White           |

- CT: Cut-off control INT/EXT (0: INT/1: EXT)
- CS1/2: Extended cut-off brightness control data bits (CS1 = 100uA/CS2 = 100uA)

## REGISTER DESCRIPTION

### **Contrast (OSD contrast adjustment) (8-bits)**

The contrast adjustment is made by controlling simultaneously the gain of three internal variable gain amplifiers through the I<sup>2</sup>C bus interface.

The contrast adjustment allows you to cover a typical range of 38dB.

### **Brightness Adjustment (8-bits)**

The brightness adjustment controls to add the same black level (pedestal) to the 3-channel/R/G/B signals after contrast amplifier by I<sup>2</sup>C bus.

### **Cut-Off Brightness Adjustments (8-bits)**

The cut-off brightness adjustment is made by simultaneously controlling the external cut-off current.

### **SUB Contrast Adjustment (8-bits ^ 3)**

The SUB contrast adjustment allows to cover a typical range of 12dB.

### **Cut-Off Adjustments (8-bits ^ 3)**

These adjustments are used to adjust the white balance, and the gain of each channel is controlled by I<sup>2</sup>C bus.

### **Contrast Register (SUB ADRS: 00H) ( $V_{in} = 0.56V_{pp}$ , bright: 40H, sub: FFH)**

| Hex           | Bits |    |    |    |    |    |    |    | Contrast<br>(V <sub>pp</sub> ) | Gain<br>(dB) | Int. Value<br>(Hex) |
|---------------|------|----|----|----|----|----|----|----|--------------------------------|--------------|---------------------|
|               | B7   | B6 | B5 | B4 | B3 | B2 | B1 | B0 |                                |              |                     |
| 00            | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                              | -30.0        |                     |
| 80            | 1    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1.12                           | 11.5         | 0                   |
| FF            | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 4.2                            | 17.5         |                     |
| Increment/bit |      |    |    |    |    |    |    |    | 0.0164                         |              |                     |

### **Brightness Register (3-ch) (sub adrs: 01H) (cont: 40H, sub: FFH)**

| Hex           | Bits |    |    |    |    |    |    |    | Brightness<br>(V) | Int. Value<br>(Hex) |
|---------------|------|----|----|----|----|----|----|----|-------------------|---------------------|
|               | B7   | B6 | B5 | B4 | B3 | B2 | B1 | B0 |                   |                     |
| 00            | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                 |                     |
| 80            | 1    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1.4               | 0                   |
| FF            | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 2.8               |                     |
| Increment/bit |      |    |    |    |    |    |    |    | 0.0109            |                     |

### **SUB Contrast Register (3-ch) (sub adrs: 02/03/04H) ( $V_{in} = 0.56V_{pp}$ , bright: 40H, cont: FFH)**

| Hex           | Bits |    |    |    |    |    |    |    | Sub Contrast<br>(V <sub>pp</sub> ) | Gain<br>(dB) | Int. Value<br>(Hex) |
|---------------|------|----|----|----|----|----|----|----|------------------------------------|--------------|---------------------|
|               | B7   | B6 | B5 | B4 | B3 | B2 | B1 | B0 |                                    |              |                     |
| 00            | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1.33                               | 7.5          |                     |
| 80            | 1    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 2.65                               | 13.5         | 0                   |
| FF            | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 4.2                                | 17.5         |                     |
| Increment/bit |      |    |    |    |    |    |    |    | 0.0123                             |              |                     |

***OSD Contrast Register (sub adrs: 05H) (VOSD = TTL, bright: 40H, sub: FFH)***

| Hex           | Bits |    |    |    |    |    |    |    | OSD Contrast<br>(Vpp) | Gain<br>(dB) | Int. Value<br>(Hex) |
|---------------|------|----|----|----|----|----|----|----|-----------------------|--------------|---------------------|
|               | B7   | B6 | B5 | B4 | B3 | B2 | B1 | B0 |                       |              |                     |
| 00            | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                     | -            |                     |
| 80            | 1    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 2.0                   | -            | O                   |
| FF            | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 4.0                   | -            |                     |
| Increment/bit |      |    |    |    |    |    |    |    | 0.0156                |              |                     |

***Cut-Off Brightness Register (3-ch) (sub adrs: 06H)***

| Hex           | Bits |    |    |    |    |    |    |    | Cut-Off Brightness<br>(uA) | Int. Value<br>(Hex) |  |
|---------------|------|----|----|----|----|----|----|----|----------------------------|---------------------|--|
|               | B7   | B6 | B5 | B4 | B3 | B2 | B1 | B0 |                            |                     |  |
| 00            | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                          |                     |  |
| 80            | 1    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 100                        | O                   |  |
| FF            | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 200                        |                     |  |
| Increment/bit |      |    |    |    |    |    |    |    | 0.781                      |                     |  |

***Cut-Off Register (3-ch) (sub adrs: 07/08/09H) (cont = 80H, subcont: FFH)***

- INT: CT = 0

| Hex           | Bits |    |    |    |    |    |    |    | Cut-Off INT<br>(V) | Int. Value<br>(Hex) |  |
|---------------|------|----|----|----|----|----|----|----|--------------------|---------------------|--|
|               | B7   | B6 | B5 | B4 | B3 | B2 | B1 | B0 |                    |                     |  |
| 00            | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | -0.4               |                     |  |
| 80            | 1    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                  | O                   |  |
| FF            | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 0.4                |                     |  |
| Increment/bit |      |    |    |    |    |    |    |    | 0.0031             |                     |  |

- EXT: CT = 1

| Hex           | Bits |    |    |    |    |    |    |    | Cut-Off EXT<br>(uA) | Int. Value<br>(Hex) |  |
|---------------|------|----|----|----|----|----|----|----|---------------------|---------------------|--|
|               | B7   | B6 | B5 | B4 | B3 | B2 | B1 | B0 |                     |                     |  |
| 00            | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0                   |                     |  |
| 80            | 1    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 250                 | O                   |  |
| FF            | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 480                 |                     |  |
| Increment/bit |      |    |    |    |    |    |    |    | 1.875               |                     |  |

## RECOMMENDATION

### 12V Power Routing

Because S1D2503X01-D0B0 is a wideband AMP of above 200MHz, 12V power significantly affects the video characteristics. The effects from the inductance and capacitance are different for each board, and therefore, some tuning is required to obtain the optimum performance. The output power, VCC2, must be separated from VCC1 using a bead or a coil, which is parallel-connected to the damping resistor. In the case of using a coil, the appropriate coil value is between 20uH - 200uH. Parallel-connected a variable resistor to the coil and control its resistance to obtain the optimum video waveform.

(Bead use: Refer to Application Circuit )

(Moreover, bead can be replaced using a coil and variable resistor to obtain the optimum video waveform.)

### VCC1 12V Power

Use a 104 capacitor and large capacitor for the power filter capacitor.


### 12V Output Stage Power VCC2

Do not use the power filter capacitor or use a capacitor smaller than 22pF, because it is an important factor of video oscillation.

### Output Stage GND2

Care must be taken during routing because it ,as an AMP output stage GND, is an important factor of video oscillation. R/G/B clamp cap and R/G/B load resistor must be placed as close as possible to the GND2 pin. GND2 must be arranged so that it has the minimum GND loop.

## APPLICATION BOARD CIRCUIT



## TYPICAL APPLICATION CIRCUIT

