DS07-13704-1E

16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90590 Series

MB90594/591/F594A/F591/V590A

■ DESCRIPTION

The MB90590-series with two FULL-CAN interfaces and FLASH ROM is especially designed for automotive and industrial applications. Its main feature are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. With the new 0.5µm CMOS technology, Fujitsu now also offers on-chip FLASH-ROM program memory. An internal voltage booster removes the necessity for a second programming voltage.

An on board voltage regulator provides 3V to the internal MCU core. This creates a major advantage in terms of EMI and power consumption.

The internal PLL clock frequency multiplier provides an internal 62.5 nsec instruction cycle time from an external 4 MHz clock.

The unit features 4 Stepper Motor Controllers with high current outputs.


Furthermore it features a 6 channel Output Compare Unit and a 6 channel Input Capture Unit with a 16-bit free running timer. Three UARTs constitute additional functionality for communication purposes.

■ FEATURES

- 16-bit core CPU:4MHz external clock (16 MHz internal, 62.5 nsec instr. cycle time)
- New 0.5 μm CMOS Process Technology
- Internal voltage regulator supports 3V MCU core, offering low EMI and low power consumption figures
- Two FULL-CAN interfaces; conforming to Version 2.0 Part A and Part B, flexible message buffering (mailbox and FIFO buffering can be mixed)
- Powerful interrupt functions (8 progr. priority levels; 8 external interrupts)

(Continued)

■ PACKAGE



(Continued)

- El²OS Automatic transfer function indep.of CPU; 16 ch. of intelligent I/O Services
- 18-bit Time-base counter
- Watchdog Timer
- 3 full duplex UARTs; support 10.4 KBaud (USA standard)
- Serial I/O: 1ch for synchronous data transfer
- A/D Converter: 8 ch. analog inputs (Resolution 10 bits or 8 bits)
- 16-bit reload timer 2ch
- ICU (Input capture) 16bit * 6ch
- OCU (Output capture) 16bit * 6ch
- 16-bit Programmable Pulse Generator 6ch
- Stepping Motor Controller 4ch
- Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)
- 4-byte instruction execution queue
- signed multiply (16bit*16bit) and divide (32bit/16bit) instructions available
- Program Patch Function
- · Fast Interrupt processing
- Low Power Consumption 7 different power saving modes: (Sleep, Stop, CPU intermittent mode, Hardware standby,...)
- Sound Generator
- Real Time Watch Timer
- Package: 100-pin plastic QFP

Controller Area Network (CAN) - License of Robert Bosch GmbH

■ PRODUCT LINEUP


The following table provides a quick outlook of the MB90590 Series

Features	MB90V590A	MB90F594A/MB90F591	MB90594/MB90591			
CPU	F ² MC-16LX CPU					
System clock		er (\times 1, \times 2, \times 3, \times 4, 1/2 when PLL stoution time: 62.5 ns (4 MHz osc. PLL \times 4)				
ROM	External	Boot-block Flash memory 256/384 Kbytes Hard-wired reset vector	Mask ROM 256/384 Kbytes			
RAM	6 Kbytes	6/8 Kbytes	6/8 Kbytes			
Technology	0.5 μm CMOS with on- chip voltage regulator for internal power supply	0.5 μm CMOS with on-chip voltage regulator for internal power supply + Flash memory with On-chip charge pump for programming voltage				
Operating voltage range	5 V	\pm 10% (Target for MB90F591 and MB90	591)			
Temperature range	− 40 to 85 °C					
Package	PGA-256	QFP-100				
UART (3 channels)	Baud rate: 4808/5208/961	nchronous (with start/stop bit) transfer 5/10417/19230/38460/62500/500000bps s (synchronous) at System clock = 16MH	` •			
Serial IO	Supports positive-edge an	om MSB or LSB nchronized transfer and external clock sy d negative-edge clock synchronization 125K/500K/1Mbps at System clock = 16				
A/D Converter	10-bit or 8-bit resolution 8 Conversion time: 26.3μs (μ					
16-bit Reload Timer (2 channels)	Operation clock frequency Supports External Event C	: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = System Count function	clock frequency)			
Watch Timer	Directly operates with the Facility to correct oscillation Read/Write accessible Seguing Signals interrupts					
16-bit IO Timer	Signals an interrupt when overflow Supports Timer Clear when a match with Output Compare(Channel 0) Operation clock freq.: fsys/2², fsys/2⁴, fsys/2⁴, fsys/2⁴, fsys/2⁵, fsys/2					
16-bit Output Compare (6 channels)	Six 16-bit compare registe	a match with 16-bit IO Timer rs s can be used to generate an output sigr	nal			

(Continued) Features	MB90V590A	MB90F594A/MB90F591	MB90594/MB90591				
16-bit Input Capture (6 channels)	Rising edge, falling edge or Six 16-bit Capture registers Signals an interrupt upon ex	rising & falling edge sensitive ternal event					
8/16-bit Programma-ble Pulse Gen-erator (6channels)	Twelve 8-bit reload counters Twelve 8-bit reload registers Twelve 8-bit reload registers A pair of 8-bit reload counter 8-bit prescaler plus 8-bit relo 6 output pins Operation clock freq.: fsys, f	Supports 8-bit and 16-bit operation modes Twelve 8-bit reload counters Twelve 8-bit reload registers for L pulse width Twelve 8-bit reload registers for H pulse width A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter 6 output pins Operation clock freq.: fsys, fsys/2 1, fsys/2 2, fsys/2 3, fsys/2 4 or 128µs@fosc=4MHz (fsys = System clock frequency, fosc = Oscillation clock frequency)					
CAN Interface (2 channels)	Automatic re-transmission in Automatic transmission resp Prioritized 16 message buffe Supports multiple messages Flexible configuration of acc	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks					
Stepper Motor Controller (4 channels)	Four high current outputs for Synchronized two 8-bit PWN Succeeds to MB89940 design	l's for each channel					
External Inter-rupt (8 channels)	Can be programmed edge s	ensitive or level sensitive					
Sound Gener-ator		ith tone frequency from 8-bit reload 2K, 15.6K, 7.8KHz at System clock uency / 2 / (reload value + 1)					
IO Ports	All push-pull outputs and sch	n be used as general purpose IO nmitt trigger inputs put/output or peripheral signal					
Flash Memory		Supports automatic programming, Embedded Algorithm TM * Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Flash Writer from Minato Electronics Inc. Boot block configuration Erase can be performed on each block Block protection with external programming voltage					

^{*:} Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

■ PIN ASSIGNMENT




■ PIN DESCRIPTION

No.	Pin name	Circuit type	Function
82	X0	۸	Oscillation input
83	X1	А	Oscillation output
77	RST	В	Reset input
52	HST	С	Hardware standby input
85 to 90	P00 to P05	D	General purpose IO
65 10 90	IN0 to IN5	D	Inputs for the Input Captures
	P06 to P07 P10 to P13		General purpose IO
91 to 96	OUT0 to OUT5	D	Outputs for the Output Compares. To enable the signal outputs, the corresponding bits of the Port Direction registers should be set to "1".
97	P14	D	General purpose IO
97	RX1	D	RX input for CAN Interface 1
	P15		General purpose IO
98	TX1	TX1 D	TX output for CAN Interface 1. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
	P16		General purpose IO
99	SGO	D	SGO output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
	P17		General purpose IO
100	SGA	D	SGA output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
1 to 4	P20 to P23	D	General purpose IO
5 to 8	P24 to P27	D	General purpose IO
3 10 0	INT4 to INT7	D	External interrupt input for INT4 to INT7
9 to 10	P30 to P31	D	General purpose IO
12 to 13	P32 to P33	D	General purpose IO
	P34		General purpose IO
14	SOT0	D	SOT output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
	P35		General purpose IO
15	SCK0	D	SCK input/output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".

No.	Pin name	Circuit type	Function
16	P36	0	General purpose IO
16	SIN0	D	SIN input for UART 0
17 P37 SIN1 P40		D	General purpose IO
		D	SIN input for UART 1
10	P40	D	General purpose IO
18 SCK1		U	SCK input/output for UART 1
19	P41	D	General purpose IO
19	SOT1	D	SOT output for UART 1
20	P42	D	General purpose IO
20	SOT2	D	SOT output for UART 2
21	P43	D	General purpose IO
21	SCK2	D	SCK input/output for UART 2
22	P44	D	General purpose IO
SIN2		D	SIN input for UART 2
24	P45	D	General purpose IO
24	SIN3	D	SIN input for the Serial IO
25	P46	D	General purpose IO
25	SCK3	D	SCK input/output for the Serial IO
26	P47	D	General purpose IO
20	SOT3	D	SOT output for the Serial IO
	P50 to P55		General purpose IO
28 to 33	PPG0 to PPG5, ADTG	D	Outputs for the Programmable Pulse Generators. Pin number 33 is also shared with ADTG input for the external trigger of the A/D Converter.
20 to 44	P60 to P63	F	General purpose IO
38 to 41	AN0 to AN3	E	Inputs for the A/D Converter
43 to 46	P64 to P67	F	General purpose IO
43 10 46	AN4 to AN7	E	Inputs for the A/D Converter
P56		0	General purpose IO
47	TIN	D	TIN input for the 16-bit Reload Timers
	P57		General purpose IO
48	TOT/WOT	D	TOT output for the 16-bit Reload Timers and WOT output for the Watch Timer. Only one of three output enable flags in these pheripheral blocks can be set at a time. Otherwise the output signal has no meaning.

No.	Pin name	Circuit type	Function			
	P70 to P73		General purpose IO			
54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	F	Output for Stepping Motor Controller channel 0.			
	P74 to P77		General purpose IO			
59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	F	Output for Stepping Motor Controller channel 1.			
	P80 to P83		General purpose IO			
64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	F	Output for Stepping Motor Controller channel 2.			
	P84 to P87		General purpose IO			
69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	F	Output for Stepping Motor Controller channel 3.			
7.4	P90	D	General purpose IO			
74	TX0	D	TX output for CAN Interface 0			
75	P91	D	General purpose IO			
75	RX0		RX input for CAN Interface 0			
76	P92	. D	General purpose IO			
/0	INT0		External interrupt input for INT0			
78	P93	. D	General purpose IO			
70	INT1		External interrupt input for INT1			
79	P94	D	General purpose IO			
7.5	INT2		External interrupt input for INT2			
80	P95	D	General purpose IO			
00	INT3		External interrupt input for INT3			
58 68	DVcc		Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)			
53 63 73	DVss		Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)			

■ I/O CIRCUIT TYPE



Circuit Type	Circuit	Remarks
E	Vcc P-ch N-ch Analog input HYS	CMOS output Hysteresis input Analog input
F	P-ch High current N-ch HYS	CMOS high current output Hysteresis input
G	Vcc P-ch High current N-ch N-ch HYS	CMOS high current output Hysteresis input Analog input (Continued)

Circuit Type	Circuit	Remarks
Н	R HYS	 Hysteresis input with pull-down Resistor: 50 Kohm approx. Flash version does not have pull-down register.

■ HANDLING DEVICES

(1)Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.


(2)Handling unused input pins

Do not leave unused input pins open, as doing so may cause misoperation of the device. Use a pull-up or pull-down resistor.

(3)Using external clock

To use external clock, drive the X0 and X1 pins in reverse phase.


Below is a diagram of how to use external clock.



Using external clock

(4)Power supply pins (Vcc/Vss)

Ensure that all Vcc-level power supply pins are at the same potential. In addition, ensure the same for all Vss-level power supply pins. (See the figure below.) If there are more than one Vcc or Vss system, the device may operate incorrectly even within the guaranteed operating range.



(5) Pull-up/down resistors

The MB90590 Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply(AVcc, AVR + , AVR -) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed AVR + or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVR + = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more ms (0.2 V to 2.7 V).

(11) Initialization


In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers turning on the power again.

(12) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00h".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are setting other than "00h", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

■ BLOCK DIAGRAM



■ MEMORY SPACE

The memory space of the MB90590 Series is shown below

	MB90V590A		MB90594/F594A		MB90591/F591
FFFFFFн FF0000н	ROM (FF bank)	FFFFFFн FF0000н	ROM (FF bank)	FFFFFFн FF0000н	ROM (FF bank)
FEFFFFн FE0000н	ROM (FE bank)	FEFFFFн FE0000н	ROM (FE bank)	FEFFFFн FE0000н	ROM (FE bank)
FDFFFF _H FD0000 _H	ROM (FD bank)	FDFFFFH FD0000H	ROM (FD bank)	FDFFFF _H FD0000 _H	ROM (FD bank)
FCFFFH FC0000H	ROM (FC bank)	FCFFFFH FC0000H	ROM (FC bank)	FCFFFH FC0000H	
FBFFFFн FB0000н	ROM (FB bank)			FBFFFFн FB0000н	ROM (FB bank)
FAFFFFH FA0000H	ROM (FA bank)			FAFFFFн FA0000н	ROM (FA bank)
F9FFFн F90000н	ROM (F9 bank)			F9FFFFн F90000н	ROM (F9 bank)
00FFFFн 004000н	ROM (Image of FF bank)	00FFFFн 004000н	ROM (Image of FF bank)	00FFFFн 004000н	ROM (Image of FF bank
0028FFн 002100н 0020FFн	RAM 2K			0028FFн 002100н 0020FFн	RAM 2K
001FFFн 001900н 0018FFн	Peripheral	001FFFн 001900н 0018FFн	Peripheral	001FFFн 001900н 0018FFн	Peripheral
	RAM 6K		RAM 6K		RAM 6K
000100н		000100н		000100н	
0000BFн 000000н	Peripheral	0000BFн 000000н	Peripheral	0000BFн 000000н	Peripheral

Memory space map

The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF4000H and FFFFFH is visible in bank 00, while the image between FF0000H and FF3FFFH is visible only in bank FF.

■ I/O MAP

Address	Register	Abbreviation	Access	Pripheral	Initial value
00 н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01 н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02 н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX
03 н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX
04 н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05 н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX
06 н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX
07 н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX
08 н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX
09 н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXB
0A to 0F н		Reser	ved		1
10 н	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0в
11 н	Port 1 direction register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0в
12 н	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0в
13 н	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0в
14 н	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0в
15 н	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0в
16 н	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0 В
17 н	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0в
18 н	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0в
19 н	Port 9 direction register	DDR9	R/W	Port 9	000000
1А н		Reser	ved		
1В н	Analog Input Enable	ADER	R/W	Port 6, A/D	11111111
1С to 1F н		Reser	ved		
20 н	Serial Mode Control 0	UMC0	R/W		0 0 0 0 0 1 0 Ов
21 н	Status 0	USR0	R/W		0 0 0 1 0 0 0 0в
22 н	Input/Output Data 0	UIDR0/ UODR0	R/W	UART0	XXXXXXXXB
23 н	Rate and Datar 0	URD0	R/W		0 0 0 0 0 0 0X _B
24 н	Serial Mode Control 1	UMC1	R/W		0 0 0 0 0 1 0 Ов
25 н	Status 1	USR1	R/W	1	0 0 0 1 0 0 0 0в
26 н	Input/Output Data 1	UIDR1/ UODR1	R/W	UART1	XXXXXXXXB
27 н	Rate and Datar 1	URD1	R/W		0 0 0 0 0 0 0X _B

29 Status 2	Address	Register	Abbreviation	Access	Peripheral	Initial value
2A	28 н	Serial Mode Control 2	UMC2	R/W		0 0 0 0 0 1 0 Ов
Reserved Reveral Reserved Reveral Reserved Reveral Rev	29 н	Status 2	USR2	R/W		0 0 0 1 0 0 0 0в
2C Serial Mode Control SMCS R/W	2А н	Input/Output Data 2		R/W	UART2	XXXXXXXX
Serial Mode Control	2В н	Rate and Datar 2	URD2	R/W		0 0 0 0 0 0 0 0 Хв
2E н Serial Data SDR R/W Serial IO XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	2С н	Serial Mode Control	SMCS	R/W		0 0 0 0в
2E н Serial Data SDR R/W 2F н Edge Selector SES R/W 30 н External Interrupt Enable ENIR R/W 31 н External Interrupt Request EIRR R/W 32 н External Interrupt Level ELVR R/W 33 н External Interrupt Level ELVR R/W 34 н A/D Control Status 0 ADCS0 R/W 35 н A/D Control Status 1 ADCS1 R/W 36 н A/D Data 0 ADCR0 R 37 н A/D Data 1 ADCR1 R/W 39 н PPG0 operation mode control register PPGC0 R/W 38 н PPG3 operation mode control register PPGC1 R/W 3A н PPG3 operation mode control register PPGC1 R/W 3C н PPG2 operation mode control register PPGC2 R/W 3D н PPG3 operation mode control register PPGC3 R/W 40 н PPG4 operation mode control register PPGC4 R/W <tr< td=""><td>2D н</td><td>Serial Mode Control</td><td>SMCS</td><td>R/W</td><td>Sorial IO</td><td>0 0 0 0 0 0 1 Ов</td></tr<>	2D н	Serial Mode Control	SMCS	R/W	Sorial IO	0 0 0 0 0 0 1 Ов
30 h External Interrupt Enable ENIR R/W 31 h External Interrupt Request EIRR R/W 32 h External Interrupt Level ELVR R/W 33 h External Interrupt Level ELVR R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2Е н	Serial Data	SDR	R/W	Serial IO	XXXXXXXX
31 h	2F н	Edge Selector	SES	R/W		Ов
Sternal Interrupt Level ELVR R/W Sternal Interrupt	30 н	External Interrupt Enable	ENIR	R/W		0 0 0 0 0 0 0 0в
32 н External Interrupt Level ELVR R/W	31 н	External Interrupt Request	EIRR	R/W	External Interrupt	XXXXXXXX
33 H A/D Control Status 0 ADCS0 R/W 35 H A/D Control Status 1 ADCS1 R/W 36 H A/D Data 0 ADCR0 R 37 H A/D Data 1 ADCR1 R/W 38 H PPG0 operation mode control register PPGC0 R/W 39 H PPG1 operation mode control register PPGC1 R/W 38 H PPG0 and PPG1 clock select register PPG01 R/W 38 H PPG2 operation mode control register PPG01 R/W 38 H PPG3 operation mode control register PPG01 R/W 30 H PPG3 operation mode control register PPGC2 R/W 31 H PPG3 operation mode control register PPGC3 R/W 32 H PPG2 and PPG3 clock select register PPG23 R/W 35 H Reserved 40 H PPG4 operation mode control register PPGC4 R/W 41 H PPG5 operation mode control register PPGC5 R/W 42 H PPG4 and PPG5 clock select register PPG5 R/W 43 H Reserved 44 H PPG6 operation mode control register PPGC6 R/W 45 H PPG7 operation mode control register PPGC7 R/W 46 H PPG6 and PPG7 clock select register PPG67 R/W 46 H PPG6 and PPG7 clock select register PPG67 R/W 40 O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	32 н	External Interrupt Level	ELVR	R/W	- External Interrupt	0 0 0 0 0 0 0 0в
35 н	33 н	External Interrupt Level	ELVR	R/W		0 0 0 0 0 0 0 0в
36 н A/D Data 0 ADCR0 R XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	34 н	A/D Control Status 0	ADCS0	R/W		0 0 0 0 0 0 0 0в
36 н	35 н	A/D Control Status 1	ADCS1	R/W	A/D Converter	0 0 0 0 0 0 0 0 0в
38 H PPG0 operation mode control register PPGC0 R/W PPG1 operation mode control register PPGC1 R/W PPG0 and PPG1 clock select register PPG01 R/W Generator 0/1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	36 н	A/D Data 0	ADCR0	R		XXXXXXXX
39 H PPG1 operation mode control register PPGC1 R/W Generator 0/1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	37 н	A/D Data 1	ADCR1	R/W		0 0 0 0 1 0 XX _B
39 H PPG1 operation mode control register PPGC1 R/W Pulse Generator 0/1 0 _ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	38 н	PPG0 operation mode control register	PPGC0	R/W	16-bit Programable	0_0001в
Reserved 3C H PPG2 operation mode control register PPGC2 R/W 3D H PPG3 operation mode control register PPGC3 R/W 3E H PPG2 and PPG3 clock select register PPGC3 R/W 3E H PPG4 operation mode control register PPGC4 R/W 40 H PPG4 operation mode control register PPGC5 R/W 41 H PPG5 operation mode control register PPGC5 R/W 42 H PPG4 and PPG5 clock select register PPGC5 R/W 43 H Reserved 40 H PPG6 operation mode control register PPGC5 R/W 43 H Reserved 40 H PPG6 operation mode control register PPGC5 R/W 43 H PPG6 operation mode control register PPGC6 R/W 45 H PPG7 operation mode control register PPGC7 R/W PPG6 and PPG7 clock select register PPGC7 R/W Generator 6/7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	39 н	PPG1 operation mode control register	PPGC1	R/W	Pulse	0_00001в
3C H PPG2 operation mode control register PPGC2 R/W 3D H PPG3 operation mode control register PPGC3 R/W PPG2 and PPG3 clock select register PPG23 R/W Generator 2/3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3А н	PPG0 and PPG1 clock select register	PPG01	R/W	Generator 0/1	0 0 0 0 0 0 0 0 0в
3D H PPG3 operation mode control register PPGC3 R/W Pulse Generator 2/3 0_00000000000000000000000000000000000	3В н		Reser	ved		•
3D H PPG3 operation mode control register PPGC3 R/W Pulse Generator 2/3 0_000000 3E H PPG2 and PPG3 clock select register PPG23 R/W Pulse Generator 2/3 0_0000000 3F H Reserved 40 H PPG4 operation mode control register PPGC4 R/W 16-bit Programable Pulse Generator 4/5 0_0000	3С н	PPG2 operation mode control register	PPGC2	R/W	16-bit Programable	0_0001в
Reserved 40 H PPG4 operation mode control register PPGC5 R/W PPG4 and PPG5 clock select register PPGC5 R/W PPG4 and PPG5 clock select register PPGC5 R/W PPG4 and PPG5 clock select register PPGC5 R/W PPG6 operation mode control register PPGC6 R/W PPG6 operation mode control register PPGC6 R/W PPG6 operation mode control register PPGC7 R/W PPG6 operation mode control register PPGC7 R/W PPG6 and PPG7 clock select register PPGC7 R/W PPG6 and PPG7 clock select register PPGC7 R/W PPG6 operation mode control register PPGC7 R/W PPG6 and PPG7 clock select register PPGC7 R/W Generator 6/7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3D н	PPG3 operation mode control register	PPGC3	R/W	Pulse	0_00001в
40 н PPG4 operation mode control register PPGC4 R/W 16-bit Programable PPG5 operation mode control register PPGC5 R/W Pulse Generator 4/5 0_00000000000000000000000000000000000	3Е н	PPG2 and PPG3 clock select register	PPG23	R/W	Generator 2/3	0 0 0 0 0 0 0 0 0в
41 H PPG5 operation mode control register PPGC5 R/W Pulse Generator 4/5 0_000000 42 H PPG4 and PPG5 clock select register PPG45 R/W Reserved 43 H Reserved R/W 16-bit Programable Programable PPG7 operation mode control register 0_000000 45 H PPG6 operation mode control register PPGC7 R/W 16-bit Programable Pulse Generator 6/7 0_000000 46 H PPG6 and PPG7 clock select register PPG67 R/W Generator 6/7 00000000	3 F н		Reser	ved		•
41 H PPG5 operation mode control register PPGC5 R/W Pulse Generator 4/5 0 _ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	40 н	PPG4 operation mode control register	PPGC4	R/W	16-bit Programable	0_0001в
42 H PPG4 and PPG5 clock select register PPG45 R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	41 н	PPG5 operation mode control register	PPGC5	R/W	Pulse	0_00001в
44 нPPG6 operation mode control registerPPGC6R/W16-bit Programable0 _ 0 0 0 745 нPPG7 operation mode control registerPPGC7R/WPulse0 _ 0 0 0 0 0 046 нPPG6 and PPG7 clock select registerPPG67R/WGenerator 6/70 0 0 0 0 0 0	42 н	PPG4 and PPG5 clock select register	PPG45	R/W	Generator 4/5	0 0 0 0 0 0 0 0в
45 н PPG7 operation mode control register PPGC7 R/W Pulse 0_00000000000000000000000000000000000	43 н		Reser	ved		•
45 н PPG7 operation mode control register PPGC7 R/W Pulse 0_00000000000000000000000000000000000	44 н	PPG6 operation mode control register	PPGC6	R/W	16-bit Programable	0_0001в
46 H PPG6 and PPG7 clock select register PPG67 R/VV 0000000	45 н	PPG7 operation mode control register	PPGC7	R/W	Pulse	0_00001в
47 H Reserved	46 н	PPG6 and PPG7 clock select register	PPG67	R/W	Generator 6/7	0 0 0 0 0 0 0 0в
	47 н		Reser	ved		•

Address	Register	Abbreviation	Access	Peripheral	Initial value	
48 н	PPG8 operation mode control register	PPGC8	R/W	16-bit Programable	0_0001в	
49 н	PPG9 operation mode controlregister	PPGC9	R/W	Pulse	0_00001в	
4А н	PPG8 and PPG9 clock select register	PPG89	R/W	Generator 8/9	0 0 0 0 0 0 0 0в	
4В н		Reser	ved			
4С н	PPGA operation mode control register	PPGCA	R/W	16-bit Programable	0_0001в	
4D н	PPGB operation mode control register	PPGCB	R/W	Pulse	0_00001в	
4Е н	PPGA and PPGB clock select register	PPGAB	R/W	Generator A/B	0 0 0 0 0 0 0 0в	
4F н		Reser	ved			
50 н	Timer Control Status 0	TMCSR0	R/W	16-bit Reload Timer 0	0 0 0 0 0 0 0 0в	
51 н	Timer Control Status 0	TMCSR0	R/W	To-bit Reload Timer o	0000в	
52 н	Timer Control Status 1	TMCSR1	R/W	16 hit Doland Timer 1	0 0 0 0 0 0 0 0в	
53 н	Timer Control Status 1	TMCSR1	R/W	16-bit Reload Timer 1	0000в	
54 н	Input Captue Control Status 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0в	
55 н	Input Captue Control Status 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0в	
56 н	Input Captue Control Status 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0в	
57 н		Reser	ved			
58 н	Output Compare Control Status 0	OCS0	R/W	Output Compare 0/1	000000в	
59 н	Output Compare Control Status 1	OCS1	R/W		00000	
5А н	Output Compare Control Status 2	OCS2	R/W	Output Compare 2/2	000000в	
5В н	Output Compare Control Status 3	OCS3	R/W	Output Compare 2/3	00000	
5С н	Output Compare Control Status 4	OCS4	R/W	Output Compare 4/F	000000в	
5D н	Output Compare Control Status 5	OCS5	R/W	Output Compare 4/5	00000в	
5Е н	Sound Control	SGCR	R/W	Sound Generator	0 0 0 0 0 0 0 0в	
5F н	Sound Control	SGCR	R/W	Sound Generalor	0 Ов	
60 н	Watch Timer Control	WTCR	R/W	Watch Timer	000000в	
61 н	Watch Timer Control	WTCR	R/W	vvaicii riinei	0 0 0 0 0 0 0 0в	
62 н	PWM Control 0	PWC0	R/W	Stepping Motor Controller 0	0 0 0 0 0 0в	
63 н	Reserved					
64 н	PWM Control 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 0в	
65 н		Reser	ved			
66 н	PWM Control 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 0в	
67 н		Reser	ved			
68 н	PWM Control 3	PWC3	R/W	Stepping Motor Controller 3	0 0 0 0 0 0в	
			•	ı	(Continued)	

Address	Register	Abbreviation	Access	Peripheral	Initial value
69 to 6С н		Res	served		
6D н	Serial IO Prescaler	CDCR	R/W	Prescaler (Serial IO)	0 ХХХ 1 1 1 1в
6Е н	Timer Control	TCCS	R/W	I/O Timer	0 0 0 0 0 0 0 0в
6F н	ROM Mirror	ROMM	W	ROM Mirror	XXXXXXX1 _B
70 to 8F н	Reserved for CAN	I Interface 0/1. R	efer to se	ction about CAN Controll	er
90 to 9D н		Res	served		
9Е н	ROM Correction Control Status	PACSR	R/W	ROM Correction	0 0 0 0 0 0 0 0 В
9F н	Delayed Interrupt/release	DIRR	R/W	Delayed Interrupt	Ов
А0 н	Low-power Mode	LPMCR	R/W	Low Power Controller	00011000в
А1 н	Clock Selector	CKSCR	R/W	Low Power Controller	11111100в
A2 to A7 н		Res	served		
А8 н	Watchdog Control	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9 н	Time Base Timer Control	TBTC	R/W	Time Base Timer	1 0 0 1 0 Ов
AA to AD н		Res	served		
АЕ н	Flash Control Status (MB90F594 only. Otherwise reserved)	FMCS	R/W	Flash Memory	000Х00в
AF н		Res	served		
В0 н	Interrupt control register 00	ICR00	R/W		00000111в
В1 н	Interrupt control register 01	ICR01	R/W		00000111в
В2 н	Interrupt control register 02	ICR02	R/W		00000111в
В3 н	Interrupt control register 03	ICR03	R/W		00000111в
В4 н	Interrupt control register 04	ICR04	R/W		00000111в
В5 н	Interrupt control register 05	ICR05	R/W		00000111в
В6 н	Interrupt control register 06	ICR06	R/W		00000111в
В7 н	Interrupt control register 07	ICR07	R/W	Interrupt controller	00000111в
В8 н	Interrupt control register 08	ICR08	R/W	interrupt controller	00000111в
В9 н	Interrupt control register 09	ICR09	R/W		00000111в
ВА н	Interrupt control register 10	ICR10	R/W		00000111в
ВВ н	Interrupt control register 11	ICR11	R/W		00000111в
ВС н	Interrupt control register 12	ICR12	R/W		00000111в
BD н	Interrupt control register 13	ICR13	R/W		00000111в
ВЕ н	Interrupt control register 14	ICR14	R/W		00000111в
BF н	Interrupt control register 15	ICR15	R/W		00000111в

Address	Register	Abbreviation	Access	Peripheral	Initial value
1900 н	Reload L	PRLL0	R/W		XXXXXXXX
1901 н	Reload H	PRLH0	R/W	16-bit Programable	XXXXXXXX
1902 н	Reload L	PRLL1	R/W	Pulse Generator 0/1	XXXXXXXX
1903 н	Reload H	PRLH1	R/W		XXXXXXXX
1904 н	Reload L	PRLL2	R/W		XXXXXXXX
1905 н	Reload H	PRLH2	R/W	16-bit Programable	XXXXXXXXB
1906 н	Reload L	PRLL3	R/W	Pulse Generator 2/3	XXXXXXXX
1907 н	Reload H	PRLH3	R/W		XXXXXXXX
1908 н	Reload L	PRLL4	R/W		XXXXXXXX
1909 н	Reload H	PRLH4	R/W	16-bit Programable	XXXXXXXXB
190А н	Reload L	PRLL5	R/W	Pulse Generator 4/5	XXXXXXXXB
190В н	Reload H	PRLH5	R/W		XXXXXXXXB
190С н	Reload L	PRLL6	R/W		XXXXXXXXB
190D н	Reload H	PRLH6	R/W	16-bit Programable	XXXXXXXXB
190Е н	Reload L	PRLL7	R/W	Pulse Generator 6/7	XXXXXXXXB
190F н	Reload H	PRLH7	R/W	_ Contractor o/ r	XXXXXXXXB
1910 н	Reload L	PRLL8	R/W		XXXXXXXXB
1911 н	Reload H	PRLH8	R/W	16-bit Programable	XXXXXXXXB
1912 н	Reload L	PRLL9	R/W	Pulse Generator 8/9	XXXXXXXXB
1913 н	Reload H	PRLH9	R/W	0011010101010101	XXXXXXXX
1914 н	Reload L	PRLLA	R/W		XXXXXXXXB
1915 н	Reload H	PRLHA	R/W	16-bit Programable	XXXXXXXXB
1916 н	Reload L	PRLLB	R/W	Pulse Generator A/B	XXXXXXXXB
1917 н	Reload H	PRLHB	R/W		XXXXXXXXB
1918 to 191F н		R	eserved		
1920 н	Input Capture 0	IPCP0	R		XXXXXXXX
1921 н	Input Capture 0	IPCP0	R	Innut Coast as 2/4	XXXXXXXX
1922 н	Input Capture 1	IPCP1	R	Input Capture 0/1	XXXXXXXXB
1923 н	Input Capture 1	IPCP1	R		XXXXXXXX
1924 н	Input Capture 2	IPCP2	R		XXXXXXXX
1925 н	Input Capture 2	IPCP2	R	Innut Coast as 2/2	XXXXXXXXB
1926 н	Input Capture 3	IPCP3	R	Input Capture 2/3	XXXXXXXXB
1927 н	Input Capture 3	IPCP3	R		XXXXXXXXB

Address	Register	Abbreviation	Access	Peripheral	Initial value
1928 н	Input Capture 4	IPCP4	R		XXXXXXXXB
1929 н	Input Capture 4	IPCP4	R	Input Conturo 4/5	XXXXXXXXB
192А н	Input Capture 5	IPCP5	R	Input Capture 4/5	XXXXXXXXB
192В н	Input Capture 5	IPCP5	R		XXXXXXXXB
192С to 192F н		R	eserved		
1930 н	Output Compare 0	OCCP0	R/W		XXXXXXXXB
1931 н	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXXB
1932 н	Output Compare 1	OCCP1	R/W	Output Compare 0/1	XXXXXXXXB
1933 н	Output Compare 1	OCCP1	R/W		XXXXXXXXB
1934 н	Output Compare 2	OCCP2	R/W		XXXXXXXXB
1935 н	Output Compare 2	OCCP2	R/W	Output Compare 2/2	XXXXXXXXB
1936 н	Output Compare 3	OCCP3	R/W	Output Compare 2/3	XXXXXXXXB
1937 н	Output Compare 3	OCCP3	R/W		XXXXXXXXB
1938 н	Output Compare 4	OCCP4	R/W		XXXXXXXXB
1939 н	Output Compare 4	OCCP4	R/W	Out 1 0 2 2 2 2 2 4 / 5	XXXXXXXXB
193А н	Output Compare 5	OCCP5	R/W	Output Compare 4/5	XXXXXXXXB
193В н	Output Compare 5	OCCP5	R/W		XXXXXXXXB
193С to 193F н		R	eserved		
1940 н	Timer 0/Reload 0	TMR0/ TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX
1941 н	Timer 0/Reload 0	TMR0/ TMRLR0	R/W	10-bit Neibad Tilliel 0	XXXXXXXX
1942 н	Timer 1/Reload 1	TMR1/ TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX
1943 н	Timer 1/Reload 1	TMR1/ TMRLR1	R/W	10-bit Neibad Tilliel T	XXXXXXXX
1944 н	Timer Data	TCDT	R/W	IO Timer	00000000в
1945 н	Timer Data	TCDT	R/W	io riniei	00000000в
1946 н	Frequency Dtata	SGFR	R/W		XXXXXXXXB
1947 н	Amplitude Data	SGAR	R/W	Sound Generator	XXXXXXXXB
1948 н	Decrement Grade	SGDR	R/W	Souria Generalor	XXXXXXXXB
1949 н	Tone Count	SGTR	R/W		XXXXXXXXB
194А н	Sub-second Data	WTBR	R/W		XXXXXXXXB
194В н	Sub-second Data	WTBR	R/W	Motob Timor	XXXXXXXXB
194С н	Sub-second Data	WTBR	R/W	Watch Timer	XXXXXB
194D н	Second Data	WTSR	R/W		000000в

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
194Е н	Minute Data	WTMR	R/W	Watch Timer	000000в
194F н	Hour Data	WTHR	R/W	vvaten rimer	00000в
1950 н	PWM1 Compare 0	PWC10	R/W		XXXXXXXX
1951 н	PWM2 Compare 0	PWC20	R/W	Stepping Motor	XXXXXXXX
1952 н	PWM1 Select 0	PWS10	R/W	Controller 0	000000в
1953 н	PWM2 Select 0	PWS20	R/W		_0000000в
1954 н	PWM1 Compare 1	PWC11	R/W		XXXXXXXXB
1955 н	PWM2 Compare 1	PWC21	R/W	Stepping Motor	XXXXXXXXB
1956 н	PWM1 Select 1	PWS11	R/W	Controller 1	000000в
1957 н	PWM2 Select 1	PWS21	R/W		_0000000в
1958 н	PWM1 Compare 2	PWC12	R/W		XXXXXXXXB
1959 н	PWM2 Compare 2	PWC22	R/W	Stepping Motor	XXXXXXXXB
195А н	PWM1 Select 2	PWS12	R/W	Controller 2	000000в
195В н	PWM2 Select 2	PWS22	R/W		_0000000в
195С н	PWM1 Compare 3	PWC13	R/W		XXXXXXXXB
195D н	PWM2 Compare 3	PWC23	R/W	Stepping Motor	XXXXXXXXB
195Е н	PWM1 Select 3	PWS13	R/W	Controller 3	000000в
195Г н	PWM2 Select 3	PWS23	R/W		_0 0 0 0 0 0 0 в
1960 to 19FF н		Reserve	ed		
1A00 to 1AFF н	Reserved for CAN Ir	nterface 0. Refer	to section	about CAN Contro	ller
1B00 to 1BFF н	Reserved for CAN Ir	nterface 1. Refer	to section	about CAN Contro	ller
1C00 to 1CFF н	Reserved for CAN Ir	nterface 0. Refer	to section	about CAN Contro	ller
1D00 to 1DFF н	Reserved for CAN Ir	nterface 1. Refer	to section	about CAN Contro	ller
1E00 to 1EFF н		Reserve	ed		
1FF0 н	ROM Correction Address 0	PADR0	R/W		XXXXXXXX B
1FF1 н	ROM Correction Address 1	PADR0	R/W		XXXXXXXX B
1FF2 н	ROM Correction Address 2	PADR0	R/W	ROM Correction	XXXXXXXX B
1FF3 н	ROM Correction Address 3	PADR1	R/W	KOW Correction	XXXXXXXX B
1FF4 н	ROM Correction Address 4	PADR1	R/W		XXXXXXXX B
1FF5 н	ROM Correction Address 5	PADR1	R/W		XXXXXXXX B
1FF6 to 1FFF н		Reserve	ed		

Note Initial value of "_" represents unused bit, "X" represents unknown valu

Addresses in the rage 0000H to 00FFH, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results reading "X" and any write access should not be performed.

■ CAN CONTROLLERS

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbits/s to 2 Mbits/s (when input clock is at 16 MHz)

List of Control Registers

Add	ress	Pogistor	Abbreviation	Access	Initial Value	
CAN0	CAN1	Register	Abbreviation	Access	illitiai value	
000070н	000080н	Message buffer valid register	BVALR	R/W	00000000 00000000	
000071н	000081н	Wiessage buller vallu register	DVALK	17,44	00000000 00000000	
000072н	000082н	Transmit request register	TREQR	R/W	00000000 00000000	
000073н	000083н	Transmit request register	INLQN	17/ / /	00000000 0000000B	
000074н	000084н	Transmit cancel register	TCANR	W	00000000 00000000	
000075н	000085н	Transmit cancer register	TOANK	VV	00000000 0000000B	
000076н	000086н	Transmit complete register	TCR	R/W	00000000 00000000	
000077н	000087н	Transmit complete register	TOK	17,44	000000000000000000000000000000000000000	
000078н	000088н	Receive complete register	RCR	R/W	00000000 00000000	
000079н	000089н	Treceive complete register	KOK	17/ / /	00000000 0000000B	
00007Ан	00008Ан	Remote request receiving register	RRTRR	R/W	00000000 00000000	
00007Вн	00008Вн	Tremote request receiving register	KIXTIKIX	17/ / /	00000000 0000000B	
00007Сн	00008Сн	Receive overrun register	ROVRR	R/W	00000000 00000000	
00007Dн	00008Dн	Treceive overruit register	KOVKK	17/ / /	00000000 0000000B	
00007Ен	00008Ен	Receive interrupt enable register	RIER	R/W	0000000 00000000	
00007Fн	00008Fн	Treceive interrupt enable register	KILK	17/77	0000000 0000000B	

List of Control Registers

Add	ress	LIST OF CONTROL RE		A	Initial Value	
CAN0	CAN1	Register	Abbreviation	Access	Initial Value	
001С00н	001D00н	Control status register	CSR	R/W, R	00000 00-1в	
001С01н	001D01н	Control status register	CSK	K/VV, K	00000 00-1В	
001С02н	001D02н	Last event indicator register	LEIR	R/W	000-0000в	
001С03н	001D03н	Last event indicator register	LLIIV	17,77	000-0000В	
001С04н	001D04н	Receive/transmit error counter	RTEC	R	00000000 00000000	
001С05н	001D05н	receive/transmit error counter	KILO	IX.	00000000 0000000	
001С06н	001D06н	Bit timing register	BTR	R/W	-1111111 1111111в	
001С07н	001D07н	Dit tillling register	BIK	IX/VV	-11111111111111111111111111111111111111	
001С08н	001D08н	IDE register	IDER	R/W	XXXXXXX	
001С09н	001D09н	TDE register	IDER	17,44	XXXXXXX	
001С0Ан	001D0Ан	Transmit RTR register	TRTRR	R/W	00000000 00000000в	
001С0Вн	001D0Вн	Transmit KTK register	TIXTIXIX	IX/VV	00000000 0000000	
001С0Сн	001D0Сн	Remote frame receive waiting register	RFWTR	R/W	XXXXXXX	
001С0Дн	001D0Dн	Tremote frame receive waiting register	IXI VVIIX	17/77	XXXXXXX	
001С0Ен	001D0Ен	Transmit interrupt enable register	TIER	R/W	00000000 00000000в	
001С0Гн	001D0Fн	Transmit interrupt enable register	TILIX	10,00	00000000 00000000	
001С10н	001D10н				XXXXXXX	
001С11н	001D11н	Acceptance mask select register	AMSR	R/W	XXXXXXX	
001С12н	001D12н	Acceptance mask select register	AWOR	10,00	XXXXXXX	
001С13н	001D13н				XXXXXXXXB	
001С14н	001D14н				XXXXXXX	
001С15н	001D15н	Acceptance mask register 0	AMR0	R/W	XXXXXXX	
001С16н	001D16н	Acceptance mask register 0	AWINO	IX/VV	XXXXX XXXXXXXX	
001С17н	001D17н				VVVVV VVVVVVVB	
001С18н	001D18н				XXXXXXX	
001С19н	001D19н	Acceptance mask register 1	AMR1	R/W	XXXXXXXXB	
001С1Ан	001D1Ан	Acceptatioe mask register i	VIAII	13/ V V	XXXXX XXXXXXXX	
001С1Вн	001D1Вн				^^^^^	

List of Message Buffers (ID Registers)

Add	ress		Buffers (ID Regis		1.22.177.1
CAN0	CAN1	Register	Abbreviation	Access	Initial Value
001А20н	001В20н				VVVVVVV VVVVVVVV
001А21н	001В21н	ID register 0	IDR0	DAM	XXXXXXXX XXXXXXX
001А22н	001В22н	ID register 0	IDRU	R/W	VVVVV
001А23н	001В23н				XXXXX XXXXXXXXB
001А24н	001В24н				VVVVVVV VVVVVVV-
001А25н	001В25н	ID register 4	IDR1	R/W	XXXXXXXX XXXXXXX
001А26н	001В26н	ID register 1	IDKI	R/VV	XXXXX XXXXXXXXB
001А27н	001В27н				^^^^^
001А28н	001В28н				XXXXXXXX XXXXXXXX
001А29н	001В29н	ID register 2	IDDa	R/W	
001А2Ан	001В2Ан	ID register 2	IDR2	R/VV	VVVVV VVVVVVV ₋
001А2Вн	001В2Вн				XXXXX XXXXXXXXB
001А2Сн	001В2Сн			IDR3 R/W	XXXXXXXX XXXXXXXX
001А2Dн	001В2Он	ID register 2	IDDS		AAAAAAA AAAAAAAB
001А2Ен	001В2Ен	ID register 3	IDRS		XXXXX XXXXXXXX
001А2Гн	001В2Гн				XXXXX XXXXXXXB
001А30н	001В30н			R/W	XXXXXXXX XXXXXXXX
001А31н	001В31н	ID register 4	IDR4		VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVV
001А32н	001В32н	TD register 4	IDIX4		XXXXX XXXXXXXXB
001А33н	001В33н				VVVV VVVVVVV
001А34н	001В34н				XXXXXXXX XXXXXXXX
001А35н	001В35н	ID register 5	IDR5	R/W	VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVV
001А36н	001В36н	ID register 5	IDKO	13/77	XXXXX XXXXXXXX
001А37н	001В37н				
001А38н	001В38н				XXXXXXXX XXXXXXXX
001А39н	001В39н	ID register 6	IDR6	R/W	
001А3Ан	001В3Ан	ID register o	IDKO	13/77	XXXXX XXXXXXXX
001А3Вн	001В3Вн				YVVVV VVVVVVVB
001А3Сн	001В3Сн				XXXXXXXX XXXXXXXX
001А3Dн	001В3Dн	ID register 7	IDR7	R/W	
001А3Ен	001В3Ен	To register /	וטולו	17/77	XXXXX XXXXXXXX
001А3Гн	001В3Гн				

Address		Dominton	Abbroviction	vietien Assess	Initial Value
CAN0	CAN1	Register	Abbreviation	Access	Initial Value
001А40н	001В40н				VVVVVVV VVVVVVV-
001А41н	001В41н	ID register 0	IDD0	DAM	XXXXXXXX XXXXXXX
001А42н	001В42н	ID register 8	IDR8	R/W	VVVVV VVVVVVV-
001А43Гн	001В43н				XXXXX XXXXXXXXB
001А44н	001В44н				XXXXXXXX XXXXXXXX
001А45н	001В45н	ID register 9	IDR9	R/W	
001А46н	001В46н	Tib register 9	IDR9	K/VV	XXXXX XXXXXXXX
001А47н	001В47н				^^^^^
001А48н	001В48н				XXXXXXXX XXXXXXXX
001А49н	001В49н	ID register 10	IDR10	R/W	
001А4Ан	001В4Ан	Tib register to	IDRIU	K/VV	XXXXX XXXXXXXX
001А4Вн	001В4Вн				
001А4Сн	001В4Сн			R/W	XXXXXXXX XXXXXXXX
001А4Dн	001В4Он	ID register 11	IDR11		7770077777
001А4Ен	001В4Ен	Tib register i i	IDKTI		XXXXX XXXXXXXX
001А4Гн	001В4Гн				VVVV VVVVVVV
001А50н	001В50н			R/W	XXXXXXXX XXXXXXXX
001А51н	001В51н	ID register 12	IDR12		XXXXXXX XXXXXXX
001А52н	001В52н	TD register 12	IDIXIZ		XXXXX XXXXXXXX
001А53н	001В53н				XXXXX XXXXXXXX
001А54н	001В54н				XXXXXXXX XXXXXXXX
001А55н	001В55н	ID register 13	IDR13	R/W	77000000 770000000
001А56н	001В56н	To register 15	IDICIS	17/ / /	XXXXX XXXXXXXXB
001А57н	001В57н				70000000
001А58н	001В58н				XXXXXXXX XXXXXXXX
001А59н	001В59н	ID register 14	IDR14	R/W	7000000 MOOMANA
001А5Ан	001В5Ан	1.5 Toglotor 17	ואוטו	1 1 / V V	XXXXX XXXXXXXXB
001А5Вн	001В5Вн				70000 700000MB
001А5Сн	001В5Сн				XXXXXXXX XXXXXXXX
001А5Дн	001В5Дн	ID register 15	IDR15	R/W	700000000000000000000000000000000000000
001А5Ен	001В5Ен	Togistor 10	101(10	1 1 / V V	XXXXX XXXXXXXX
001А5Гн	001В5Гн				70000 70000000

List of Message Buffers (DLC Registers and Data Registers)

Address		List of Message Buffers (DLC F		,	La Maria de la Maria dela Maria dela Maria dela Maria de la Maria de la Maria de la Maria de la Maria dela Maria de la Maria dela Maria de la Maria dela Maria de la Maria dela Maria d	
CAN0	CAN1	Register	Abbreviation	Access	Initial Value	
001А60н	001В60н	DI O 'star O	DI ODO	DAM	V/////	
001А61н	001В61н	DLC register 0	DLCR0	R/W	XXXX _B	
001А62н	001В62н	DI C ve giote v 4	DI CD4	DAM	VVVV	
001А63н	001В63н	DLC register 1	DLCR1	R/W	ХХХХв	
001А64н	001В64н	DI C ve giete v 2	DI CDO	DAM	VVVV	
001А65н	001В65н	DLC register 2	DLCR2	R/W	XXXX _B	
001А66н	001В66н	DLC register 2	DI CD2	R/W	VVV-	
001А67н	001В67н	DLC register 3	DLCR3	FK/VV	ХХХХв	
001А68н	001В68н	DLC register 4	DLCR4	R/W	XXXX _B	
001А69н	001В69н	DLC register 4	DLCK4	FX/VV	VVVR	
001А6Ан	001В6Ан	DLC register 5	DLCR5	R/W	XXXX _B	
001А6Вн	001В6Вн	DLC register 5	DLCKS	IX/VV	VVVR	
001А6Сн	001В6Сн	DLC register 6	DLCR6	R/W	XXXX _B	
001А6Dн	001В6Он	DLC register o	DLCKO	IX/VV	VVVR	
001А6Ен	001В6Ен	DLC register 7	DLCR7	R/W	XXXX _B	
001А6Гн	001В6Гн	DLC register r	DLCK	11/ 44	7,7,7,7,15	
001А70н	001В70н	DLC register 8	DLCR8	R/W	XXXX	
001А71н	001В71н	DLC register o	DLCKO	IX/VV		
001А72н	001В72н	DLC register 9	DLCR9	R/W	XXXX _B	
001А73н	001В73н	DEG register 9	DECKS	17/ 7 7	700008	
001А74н	001В74н	DLC register 10	DLCR10	R/W	XXXX _B	
001А75н	001В75н	DEO register 10	DEORTO	17,44	7070AB	
001А76н	001В76н	DLC register 11	DLCR11	R/W	XXXX _B	
001А77н	001В77н	DEG register 11	DECKTT	17/ 7 7	700008	
001А78н	001В78н	DLC register 12	DLCR12	R/W	XXXX _B	
001А79н	001В79н	DEG Togister 12	DEORTE	10,00	7000	
001А7Ан	001В7Ан	DLC register 13	DLCR13	R/W	XXXX _В	
001А7Вн	001В7Вн	220 10910101 10	DEGICIO	17,77	7000	
001А7Сн	001В7Сн	DLC register 14	DLCR14	R/W	XXXX _В	
001А7Dн	001В7Он	220 10glotor 1 1	DEGICIT	1 7, 7 7	7000	
001А7Ен	001В7Ен	DLC register 15	DLCR15	R/W	XXXX _B	
001А7Гн	001В7Гн	DES register re	DEGICIO	17,77	7000	
001A80н to 001A87н	001B80н to 001B87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to XXXXXXXXB	

Address		Register	Abbreviation	Access	Initial Value	
CAN0	CAN1	- Kegistei	Abbieviation	Access	ilitiai value	
001А88н	001В88н				XXXXXXXXB	
to	to	Data register 1 (8 bytes)	DTR1	R/W	to	
001A8Fн	001B8Fн			XXXXXXXXB		
001А90н	001В90н				XXXXXXXX	
to	to	Data register 2 (8 bytes)	DTR2	R/W	to	
001А97н	001В97н				XXXXXXXXB	
001А98н	001В98н				XXXXXXXX	
to	to	Data register 3 (8 bytes)	DTR3	R/W	to	
001А9Гн	001В9Гн				XXXXXXXXB	
001ААОн	001ВА0н				XXXXXXXX	
to	to	Data register 4 (8 bytes)	DTR4	R/W	to	
001АА7н	001ВА7н				XXXXXXXXB	
001AA8н	001ВА8н				XXXXXXXX	
to	to	Data register 5 (8 bytes)	DTR5	R/W	to	
001AAFн	001BAFн	(XXXXXXXX	
001АВОн	001ВВ0н				XXXXXXXX	
to	to	Data register 6 (8 bytes)	DTR6	R/W	to	
001АВ7н	001ВВ7н	` , ,			XXXXXXXX	
001AB8н	001ВВ8н				XXXXXXXX	
to	to	Data register 7 (8 bytes)	DTR7	R/W	to	
001ABFн	001BBFн	Saturegister (a bytes)			XXXXXXXX	
001АС0н	001ВС0н				XXXXXXXX	
to	to	Data register 8 (8 bytes)	DTR8	R/W	to	
001АС7н	001ВС7н				XXXXXXXX	
001AC8н	001ВС8н				XXXXXXXX	
to	to	Data register 9 (8 bytes)	DTR9	R/W	to	
001ACFн	001BCFн				XXXXXXXX	
001AD0н	001ВD0н				XXXXXXXX	
to	to	Data register 10 (8 bytes)	DTR10	R/W	to	
001AD7н	001ВD7н				XXXXXXXXB	
001AD8н	001BD8н				XXXXXXXX	
to	to	Data register 11 (8 bytes)	DTR11	R/W	to	
001ADFн	001BDFн]			XXXXXXXX	
001AE0н	001ВЕ0н				XXXXXXXX	
to	to	Data register 12 (8 bytes)	DTR12	R/W	to	
001AE7н	001ВЕ7н	_ (= 1,121,			XXXXXXXX	
001AE8н	001ВЕ8н				XXXXXXXX	
to	to	Data register 13 (8 bytes)	DTR13	R/W	to	
001AEFн	001BEFн				XXXXXXXX	
001AF0н	001BF0н				XXXXXXXX	
to	to	Data register 14 (8 bytes)	DTR14	R/W	to	
001AF7н	001BF7н				XXXXXXXX	
	001BF8н				XXXXXXXXB	
		İ	1		WWWWW	
001AF8н to	to	Data register 15 (8 bytes)	DTR15	R/W	to	

■ INTERRUPT MAP

Interment across	I ² OS	Interru	pt vector	Interrupt control register		
Interrupt cause	clear	Number Address		Number	Address	
Reset	N/A	# 08	FFFFDCH	_	_	
INT9 instruction	N/A	# 09	FFFFD8 _H			
Exception	N/A	# 10	FFFFD4 _H	_		
Time Base Timer	N/A	# 11	FFFFD0 _H	IODOO	0000000	
External Interrupt (INT0 to INT7)	*1	# 12	FFFFCCH	ICR00	0000В0н	
CAN 0 RX	N/A	# 13	FFFFC8 _H	IOD04	0000004	
CAN 0 TX/NS	N/A	# 14	FFFFC4 _H	ICR01	0000В1н	
CAN 1 RX	N/A	# 15	FFFFC0 _H	IODOO	000000	
CAN 1 TX/NS	N/A	# 16	FFFFBCH	ICR02	0000В2н	
PPG 0/1	N/A	# 17	FFFFB8 _H	IODoo	0000000	
PPG 2/3	N/A	# 18	FFFFB4 _H	ICR03	0000ВЗн	
PPG 4/5	N/A	# 19	FFFFB0 _H	IOD04	0000004	
PPG 6/7	N/A	# 20	FFFFACH	ICR04	0000В4н	
PPG 8/9	N/A	# 21	FFFFA8 _H	IODOF	0000В5н	
PPG A/B	N/A	# 22	FFFFA4 _H	ICR05		
16-bit Reload Timer 0	*1	# 23	FFFFA0 _H	10000	0000В6н	
16-bit Reload Timer 1	*1	# 24	FFFF9C _H	ICR06		
Input Capture 0/1	*1	# 25	FFFF98 _H	10007	0000В7н	
Output compare 0/1	*1	# 26	FFFF94 _H	ICR07		
Input Capture 2/3	*1	# 27	FFFF90 _H	IODOO		
Output Compare 2/3	*1	# 28	FFFF8C _H	ICR08	0000В8н	
Input Capture 4/5	*1	# 29	FFFF88 _H	IODOO	000000	
Output Compare 4/5	*1	# 30	FFFF84 _H	ICR09	0000В9н	
A/D Converter	*1	# 31	FFFF80 _H	IOD40	000000	
I/O Timer/Watch Timer	N/A	# 32	FFFF7C _H	ICR10	0000ВАн	
Serial I/O	*1	# 33	FFFF78 _H	IOD44	000000	
Sound Generator	N/A	# 34	FFFF74 _H	ICR11	0000ВВн	
UART 0 RX	*2	# 35	FFFF70 _H	100.40	000000	
UART 0 TX	*1	# 36	FFFF6C _H	ICR12	0000ВСн	
UART 1 RX	*2	# 37	FFFF68 _H	10040	000000	
UART 1 TX	*1	# 38	FFFF64 _H	ICR13	0000ВDн	
UART 2 RX	*2	# 39	FFFF60 _H	10044	000005	
UART 2 TX	*1	# 40	FFFF5C _H	ICR14	0000ВЕн	
Flash Memory	N/A	# 41	FFFF58 _H	10045	000005	
Delayed interrupt	N/A	# 42	FFFF54 _H	ICR15	0000ВFн	

- *1: The interrupt request flag is cleared by the I2OS interrupt clear signal.
- *2: The interrupt request flag is cleared by the I²OS interrupt clear signal. A stop request is available.
- N/A:The interrupt request flag is not cleared by the I²OS interrupt clear signal.
- Note: For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the I²OS interrupt clear signal.
- Note: At the end of IIOS, the IIOS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the IIOS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the IIOS clear signal caused by the first event. So it is recommended not to use the IIOS for this interrupt number.
- Note: If IIOS is enabled, IIOS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same IIOS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the IIOS, the other interrupt should be disabled.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0 V)

Domanu at an	Councile of	Va	lue	l lusita	Domonto
Parameter	Symbol	Min.	Max.	Units	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *1
Power supply voltage	AVR±	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR±, AVR+ ≥ AVR -
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
Clamp Current	I CLAMP	-2.0	2.0	mΑ	
"L" level max. output current	l _{OL1}	_	15	mΑ	Normal outputs
"L" level avg. output current	lolav1	_	4	mA	Normal outputs, average value
"L" level max. output current	lol2	_	40	mA	High current outputs
"L" level avg. output current	lolav2	_	30	mA	High current outputs, average value
"L" level max. overall output current	ΣIOL1	_	100	mA	Sum of all normal outputs
"L" level max. overall output current	ΣIOL2		330	mA	Sum of all high current outputs
"L" level avg. overall output current	∑IOLAV1	_	50	mA	Sum of all normal outputs, average value
"L" level avg. overall output current	∑lolav2		250	mA	Sum of all high current outputs, average value
"H" level max. output current	Іон1	_	-15	mA	Normal outputs
"H" level avg. output current	IOHAV1	_	-4	mΑ	Normal outputs, average value
"H" level max. output current	Іон2	_	-40	mA	High current outputs
"H" level avg. output current	IOHAV2	_	-30	mΑ	High current outputs, average value
"H" level max. overall output current	∑Іон1	_	-100	mA	Sum of all normal outputs
"H" level max. overall output current	∑IOH2	_	-330	mA	Sum of all high current outputs
"H" level avg. overall output current	∑IOHAV1	_	-50	mA	Sum of all normal outputs, average value
"H" level avg. overall output current	∑IOHAV2	_	-250	mA	Sum of all high current outputs, average value
Power consumption	D ₀	_	500	mW	MB90F594A, MB90F591
Power consumption	Pb	_	400	mW	MB90594, MB90591
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	- 55	+150	°C	


^{*1:} Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.

^{*2:} V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should not exceed the specified ratings. However if the maximun current to/from a input is limited by some means with external components, the I_{CLAMP} rating supercedes the V_I rating.

2. Recommended Conditions

(Vss = AVss = 0 V)

Parameter	Symbol	Ra	ated Valu	ne	Units	Remarks
raiametei	Symbol	Min.	Тур.	Max.	Ullits	Remarks
Power supply voltage	Vcc	4.5	5.0	5.5	V	Under normal operation
Fower supply voltage	AVcc	3V		5.5	V	Maintains RAM data in stop mode
Input H voltage	Vihs	0.8 Vcc		Vcc +0.3	V	CMOS hysteresis input pin
Input 11 Voltage	Vінм	Vcc - 0.3		Vcc +0.3	V	MD input pin
Input L voltage	VILS	Vss - 0.3		0.6Vcc	V	CMOS hysteresis input pin
Input L voltage	VILM	Vss - 0.3		Vss + 0.3	V	MD input pin
Smooth capacitor	Cs	0.022	0.1	1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the VCC should be greater than this capacitor.
Operating temperature	TA	-40		+85	°C	



3. DC Characteristics

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

B			,	5.0 V±10%,	ated Value			
Parameter	Symbol	Pin	Test Condition	Min. Typ.		Max. Units		Remarks
Output H voltage	V _{OH1}	Normal outputs	Vcc = 4.5 V, Іон1 = -4.0 mA	Vcc - 0.5	_	_	V	
Output H voltage	V _{OH2}	High cur- rent out- puts	Vcc = 4.5 V, Iон2 = -30.0 mA	Vcc - 0.5	_	_	V	
Output L voltage	V _{OL1}	Normal outputs	Vcc = 4.5 V, I _{OL1} = 4.0 mA	_	_	0.4	V	
Output L voltage	V _{OL2}	High cur- rent out- puts	Vcc = 4.5 V, lo _{L2} = 30.0 mA	_	_	0.5	V	
Input leak current	Iı∟		Vcc = 5.5 V, Vss < V ₁ < Vcc	- 5	_	5	μА	
Analog input leak current	IIAL	AN0 to AN7	Vcc = 5.5 V, AVss < Vı < AVcc	-1	_	1	μА	
	Icc	- Vcc	Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At normal operation.	_	37	60	mA	MB90594
				_	50	80	mA	MB90F594A
				_	TBD	TBD	mA	MB90F591
				_	TBD	TBD	mA	MB90591
	Iccs		Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At Sleep mode.	_	13	20	mA	MB90594
				_	15	23	mA	MB90F594A
				_	TBD	TBD	mA	MB90F591
Power supply				_	TBD	TBD	mA	MB90591
current *			Vcc = 5.0 V±1%, Internal frequency: 2 MHz, At Timer mode	_	0.3	0.6	mA	MB90594
	Істѕ			_	0.35	0.6	mA	MB90F594A
				_	TBD	TBD	mA	MB90F591
				_	TBD	TBD	mA	MB90591
	Іссн		Vcc = 5.0 V±10%, At Stop mode, T _A = 25°C	_	5	20	μΑ	MB90594
				_	5	20	μΑ	MB90F594A
				_	TBD	TBD	μΑ	MB90F591
				_	TBD	TBD	μΑ	MB90591
Input capacity	Cin	Other than C, AVcc, AVss, AVR+, AVR-, Vcc, Vss, DVcc, DVss	_	_	10	80	pF	

^{*:} Current values are tentative. They are subject to change without notice according to improvements in the characteristics. The power supply current testing conditions are when using the external clock.


4. AC Characteristics


(1) Clock Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin	Value			Units	Remarks	
Parameter	Syllibol		Min.	Тур.	Max.	Ullits	Nemarks	
Oscillation frequency	fc	X0, X1	3	_	16	MHz		
Oscillation cycle time	t CYL	X0, X1	62.5	_	333	ns		
Frequency deviation with PLL *	Δf	_	_	_	5	%		
Input clock pulse width	Pwh, PwL	X0	10	_	_	ns	Duty ratio is about 30 to 70%.	
Input clock rise and fall time	tcr, tcf	X0	_	_	5	ns	When using external clock	
Machine clock frequency	fср	_	1.5	_	16	MHz		
Machine clock cycle time	t cp	_	62.5	_	666	ns		

^{*:} Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.







Example of Oscillation circuit



Make	Oscillator	Frequency (MHz)	C1 (pF)	C2 (pF)	R (Ω)
TBD	TBD	4MHz	TBD	TBD	TBD






(2) Reset and Hardware Standby Input

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Din	Pin Rated Value Min. Max.		Units	Remarks	
Farameter	Зуппоот	FIII			Ullits		
Reset input time	t RSTL	RST	16 tcp	_	ns		
Hardware standby input time	t HSTL	HST	16 tcp	_	ns		

[&]quot;tcp" represents one cycle time of the machine clock.


Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.



(3) Power On Reset

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85)$

Parameter	Symbol	Pin	Test Condition	Rated Value		Units	Remarks	
i arameter		F		Min.	Max.	Units	Nemarks	
Power on rise time	t R	Vcc		0.05	30	ms		
Power off time	t off	Vcc	_	50	_	ms	Due to repetitive operation	




(4) UART0/1/2, Serial I/O Timing


 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin Symbol	Condition	Value		Unite	Remarks
raiametei	Syllibol	Fill Syllibol	Condition	Min.	Max.	Ullits	Remarks
Serial clock cycle time	tscyc	SCK0 to SCK3		8 tcp	_	ns	
$SCK \downarrow \; \Rightarrow \; SOT \; delay \; time$	tslov	SCK0 to SCK3, SOT0 to SOT3	Internal clock opera-	-80	80	ns	
Valid SIN ⇒ SCK↑	t ıvsh	SCK0 to SCK3, SIN0 to SIN3	tion output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	100 —		ns	
$SCK \uparrow \Rightarrow Valid SIN hold time$	t sнıx	SCK0 to SCK3, SIN0 to SIN3		60	_	ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK3		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK3		4 tcp	_	ns	
$SCK \downarrow \; \Rightarrow \; SOT \; delay \; time$	tslov	SCK0 to SCK3, SOT0 to SOT3	External clock operation output pins are	_	150	ns	
Valid SIN ⇒ SCK ↑	t ıvsh	SCK0 to SCK3, SIN0 to SIN3	C _L = 80 pF + 1 TTL.	60		ns	
$SCK \uparrow \Rightarrow Valid SIN hold time$	t sнıx	SCK0 to SCK3, SIN0 to SIN3		60	_	ns	

Note:

- 1. AC characteristic in CLK synchronized mode.
- 2. C_L is load capacity value of pins when testing.
- 3. tcp is the machine cycle (Unit: ns).






(5)Timer Related Resource Input Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin	Condition	Va	lue	Units	Remarks
Farameter	Symbol		Condition	Min.	Max.	Oilles	Remarks
Input pulse width	t TIWH	TIN0		4 t _{CP}		nc	
Imput puise width	t TIWL	IN0 to IN5	_	4 ICP	_	ns	



(6)Trigger Input Timing

(Vcc = 5.0 V \pm 10%, Vss = AVss = 0V, TA = -40 °C to +85 °C)

Parameter	Symbol	Pin	Condition	Va	lue	Units	Remarks
Farameter	Syllibol	FIII	Condition	Min.	Max.	Ullits	Nemarks
Input pulse width	ttrgh ttrgl	INT0 to INT7, ADTG	_	5 tcp	_	ns	



5. A/D Converter

 $(\ Vcc = AVcc = 5.0\ V \pm 10\%,\ Vss = AVss = 0\ V, \\ 3.0\ V \leq AVR_{+} - AVR_{-},\ T_{A} = -40\ ^{\circ}C\ to\ +85\ ^{\circ}C)$

Parameter	Symbol	Pin		Value		Units	Remarks
raiailletei	Syllibol	FIII	Min.	Тур.	Max.	Ullits	Kemarks
Resolution	_	_	_		10	bit	
Conversion error	_	_	_	_	±5.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential nonlinearity error	_	_	_	_	±1.9	LSB	
Zero reading voltage	Vот	AN0 to AN7	AVR- – 3.5	AVR-+0.5	AVR- + 4.5	mV	
Full scale reading voltage	V _{FST}	AN0 to AN7	AVR+-6.5	AVR+ -1.5	AVR+ + 1.5	mV	
Conversion time	_	_	_	352tcp	_	ns	
Sampling time	_	_	_	64tcp	_	ns	
Analog port input current	lain	AN0 to AN7	-1	_	+1	μΑ	
Analog input voltage range	Vain	AN0 to AN7	AVR-	_	AVR+	V	
Potoronoo voltago rongo	_	AVR+	AVR- + 2.7	_	AVcc	V	
Reference voltage range	_	AVR-	0	_	AVR+ - 2.7	V	
Dower oupply ourrent	lΑ	AVcc	_	5	_	mA	
Power supply current	Іан	AVcc	_	_	5	μΑ	*1
Potoronoo voltogo gurront	IR	AVR+	200	400	600	μΑ	
leference voltage current	IRH	AVR+	_	_	5	μΑ	*1
Offset between input channels	_	AN0 to AN7			4	LSB	

^{*1:} When not operating A/D converter, this is the current ($Vcc = AVcc = AVR_{+} = 5.0 \text{ V}$) when the CPU is stopped.


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit of 15 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \, \mu s$ @machine clock of $16 \, MHz$).



• Error

The smaller the |AVR + AVR - |, the greater the error would become relatively.

■ INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

Item	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z: Transfers "0". X: Extends with a sign before transferring. -: Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00H to AH. X : Transfers 00H or FFH to AH by signing and extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	- : No change.
N	S: Set by execution of instruction. R: Reset by execution of instruction.
Z	
V	
RMW	Indicates whether the instruction is a read-modify-write instruction. (a single instruction that
FLIVIVV	reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. — : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

 Table 2
 Explanation of Symbols in Tables of Instructions

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte: Lower 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code	Notat	on	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 RW R1 RW R2 RW R3 RW R4 RW R5 RW R6 RW	(RL0) RL1 RL1 (RL1) RL2 (RL2) RL3	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3		Register indirect	0
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@RW0 + (@RW1 + (@RW2 + (@RW3 + (@RW4 + (@RW5 + (@RW6 + (@RW7 + (disp8 disp8 disp8 disp8 disp8 disp8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + (@RW1 + (@RW2 + (@RW3 + (disp16 disp16	Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@RW0 + @RW1 + @PC + dis addr16	RW7	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Table 4 Number of Execution Cycles for Each Type of Addressing

		(a)	Number of register accesses
Code	Operand	Number of execution cycles for each type of addressing	Number of register accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E	@RW0 + RW7 @RW1 + RW7 @PC + disp16	4 4 2	2 2 0
1F	addr16	1	0

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5 Compensation Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b)	byte	(c) v	vord	(d) long			
Operand	Cycles	Access	Cycles	Access	Cycles	Access		
Internal register	+0	1	+0	1	+0	2		
Internal memory even address Internal memory odd address	+0 +0	1	+0 +2	1 2	+0 +4	2 4		
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4		
External data bus (8 bits)	+1	1	+4	2	+8	4		

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

Table 7 Transfer Instructions (Byte) [41 Instructions]

N	/Inemonic	#	~	RG	В	Operation	LH	АН	1	s	Т	N	z	٧	С	RMW
MOV	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Z	*	_	_	_	*	*	_	_	_
MOV	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, Ri	1	2	1	`o´	byte $(A) \leftarrow (Ri)$	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, ear	2	2	1	0	byte (A) ← (ear)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, io	2	3	0	(b)	byte (A) \leftarrow (io)	Z Z	*	_	_	_	*	*	_	_	_
MOV	A, #imm8	2	2	0	0	byte (A) \leftarrow imm8	Z	*	_	_	_	*	*	_	_	_
MOV	A, @A	2	3	Ö	(b)	byte (A) \leftarrow ((A))	Z	_	_	_	_	*	*	_	_	_
MOV	A, @RLi+disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi)+disp8)	Z	*	_	_	_	*	*	_	_	_
MOVN	A, #imm4	1	1	0	0	byte (A) \leftarrow imm4	Z	*	_	_	_	R	*	l _	_	_
IVIOVIA	73, 77111111-4	'		Ü		byte (rt) < mm+	_					'`				
MOVX	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, Ri	2	2	1	0	byte (A) \leftarrow (Ri)	Χ	*	_	_	_	*	*	—	_	_
MOVX	A, ear	2	2	1	0	byte (A) \leftarrow (ear)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, eam	2+	3+ (a)	0	(b)	byte (A) \leftarrow (eam)	Χ	*	_	_	_	*	*	—	_	_
MOVX	A, io	2	3	0	(b)	byte $(A) \leftarrow (io)$	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, #imm8	2	2	0	O	byte (A) ← imm8	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, @A	2	3	0	(b)	byte $(A) \leftarrow ((A))$	Χ	_	_	_	_	*	*	_	_	_
MOVX	A,@RWi+disp8	2	5	1	(b)	byte $(A) \leftarrow ((RWi) + disp8)$	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, @RLi+disp8	3	10	2	(b)	byte $(A) \leftarrow ((RLi) + disp8)$	Χ	*	_	-	_	*	*	_	-	_
MOV	dir, A	2	3	0	(b)	byte (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	addr16, A	3	4	Ō	(b)	byte (addr16) ← (A)	_	_	_	_	_	*	*	l _	_	_
MOV	Ri, A	1	2	1	0	byte (Ri) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	ear, A	2	2	1	ő	byte (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	eam, A	2+	3+ (a)	0	(b)	byte (eam) \leftarrow (A)	_	_	_	_	_	*	*	l _	_	_
MOV	io, A	2	3	Ö	(b)	byte (io) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	@RLi+disp8, A	3	10	2	(b)	byte ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, ear	2	3	2	0	byte (Ri) ← (ear)	_	_	_	_	_	*	*	l _	_	_
MOV	Ri, eam	2+	4+ (a)	1	(b)	byte (Ri) ← (eam)	_	l _	_	_	_	*	*	l _	_	_
MOV	ear, Ri	2	4 (a)	2	0	byte (ear) ← (Ri)	_	l _	_	_	_	*	*	l _	_	_
MOV	eam, Ri	2+	5+ (a)	1	(b)	byte (eam) \leftarrow (Ri)	_	l _	_	_	_	*	*	l _	_	_
MOV	Ri, #imm8	2	2	1	0	byte (earr) ← (Ri) byte (Ri) ← imm8	_	_	_	_	_	*	*		_	_
MOV	io, #imm8	3	5	0	(b)	byte (io) \leftarrow imm8	_		_	_	l _	l _	l _		_	
MOV	dir, #imm8	3	5	0	(b)	byte (dir) ← imm8				_					_	
MOV		3	2	1	(0)		_	-	_	_	_	*	*	-	_	
MOV	ear, #imm8				_	byte (ear) ← imm8	_	_	_	_	-			-	_	_
	eam, #imm8	3+	4+ (a)	0	(b)	byte (eam) ← imm8	_	_	_	_	-	-	_	-	_	_
MOV	@AL, AH	2	_	0	/b\	byte ((A)) ((ALI)						*	*			
/MOV	@A, T	2	3	0	(b)	byte $((A)) \leftarrow (AH)$	_	_	_	_	_			_	_	_
XCH	A, ear	2	4	2	0	byte (A) \leftrightarrow (ear)	Z	_	_	_	_	_	_	_	_	_
XCH	A, eam	2+	5+ (a)	0	2× (b)	byte (A) \leftrightarrow (eam)	Ζ	—	_	-	_	-	—	—	_	_
XCH	Ri, ear	2	7	4	0	byte (Ri) \leftrightarrow (ear)	_	—	_	_	-	-	-	-	_	_
XCH	Ri, eam	2+	9+ (a)	2	2× (b)	byte (Ri) \leftrightarrow (eam)	-	-	_	-	-	-	-	-	-	_

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOVW A, dir	2	3	0	(c)	word (A) \leftarrow (dir)	_	*	_	_	_	*	*	_	_	_
MOVW A, addr16	3	4	0	(c)	word (A) ← (addr16)	_	*	_	_	_	*	*	_	_	_
MOVW A, SP	1	1	0	0	word $(A) \leftarrow (SP)$	_	*	_	_	_	*	*	_	_	_
MOVW A, RWi	1	2	1	0	word (A) \leftarrow (RWi)	_	*	_	_	_	*	*	_	_	_
MOVW A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	*	_	_	_	*	*	_	_	_
MOVW A, eam	2+	3+ (a)	0	(c)	word (A) \leftarrow (eam)	_	*	_	_	_	*	*	_	_	_
MOVW A, io MOVW A, @A	2	3	0	(c)	word (A) \leftarrow (io) word (A) \leftarrow ((A))	_		_	_	_	*	*	_	_	_
MOVW A, WA	3	2	0	0	word (A) \leftarrow ((A)) word (A) \leftarrow imm16	_	*	_			*	*		_	_
MOVW A, #IIIIIIII	2	5	1	(c)	word (A) \leftarrow Imm 10 word (A) \leftarrow ((RWi) +disp8)	_	*	_			*	*		_	_
MOVW A, @RLi+disp8	3	10	2	(c)	word (A) \leftarrow ((RLi) +disp8)	_	*	_	_	_	*	*	_	_	_
WOVW A, WILLIAMSPO		10	_	(0)	Word (/t) \ \ \((\lambda \text{((\text{\text{((\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{((\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{\text{((\text{\text{((\text{\text{((\text{\text{((\text{\text{((\text{\text{((\text{\text{((\text{\text{\text{((\text{\text{\text{\text{((\text{\text{\text{((\text{\text{((\text{\text{\text{((\text{\text{((\text{\text{((\text{\text{\text{((\text{\text{((\text{\text{((\text{\text{\text{\text{((\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{((\text{\til\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\til\text{\tert{\tert{\ter{\text{\text{\text{\text{\text{\text{\text{\texi}\text{\text{\tert{\text{\text{\text{\texi}\text{\texi{\text{\text{\texi}\text{\texi}\text{\texi}\text{\text{\texi}\tii\tex{\texi{\text{\texit{\tert{\text{\texi}\text{\ti}\tex{\text{\tilit}\tii\text{\tii}\tiit										
MOVW dir, A	2	3	0	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	4	0	(c)	word (addr16) \leftarrow (A)	-	_	_	_	_	*	*	_	_	_
MOVW SP, A	1	1	0	0	word (SP) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, A MOVW ear, A	1 2	2 2	1	0	word (RWi) \leftarrow (A) word (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW ear, A	2+	2 3+ (a)	0	(c)	word (ear) \leftarrow (A) word (eam) \leftarrow (A)	_		_		_	*	*	_	_	_
MOVW earn, A	2	3+ (a)	0	(c)	word (io) \leftarrow (A)	_		_			*	*		_	_
MOVW @RWi+disp8, A	2	5	1	(c)	word ((RWi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RLi+disp8, A	3	10	2	(c)	word ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, ear	2	3	2	(0)	word (RWi) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, eam	2+	4+ (a)	1	(c)	word (RWi) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2	4 ′	2)O´	word (ear) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW eam, RWi	2+	5+ (a)	1	(c)	word (eam) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2	1	0	word (RWi) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW io, #imm16	4	5	0	(c)	word (io) ← imm16	_	_	-	_	_	_	_	_	_	_
MOVW ear, #imm16	4	2	1	0	word (ear) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW eam, #imm16	4+	4+ (a)	0	(c)	word (eam) ← imm16	_	_	_	_	_	_	_	_	_	_
MOVW @AL, AH /MOVW @A, T	2	3	0	(c)	word $((A)) \leftarrow (AH)$	_	_	_	_	_	*	*	_	_	_
,	_			(0)											
XCHW A, ear	2	4	2	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+	5+ (a)	0	2× (c)		_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2	7	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, eam	2+	9+ (a)	2	2× (c)	word (RWi) \leftrightarrow (eam)	-	_	_	_	_	_	_	_	-	_
MOVL A, ear	2	4	2	0	long (A) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVL A, eam	2+	5+ (a)	0	(d)	long (A) \leftarrow (eam)	_	_	_	_	_	*	*	_	_	_
MOVL A, #imm32	5	3	0	0	long (A) ← imm32	-	_	_	_	_	*	*	_	-	_
MOVL ear, A	2	4	2	0	long (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	5+ (a)	0	(d)	long (eam) ← (A)	_	_	-	-	_	*	*	_	_	_

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
ADD	A,#imm8	2	2	0	0	byte (A) \leftarrow (A) +imm8	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) + (dir)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, ear	2	3	1	0	byte (A) \leftarrow (A) +(ear)	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) +(eam)	Ζ	_	_	_	_	*	*	*	*	_
ADD	ear, A	2	3	2	O O	byte (ear) ← (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADD	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) ← (eam) + (A)	Ζ	_	_	_	_	*	*	*	*	*
ADDC	Α	1	2	0	0	byte (A) \leftarrow (AH) + (AL) + (C)	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, ear	2	3	1	0	byte (A) \leftarrow (A) + (ear) + (C)	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) + (eam) + (C)	Ζ	_	_	_	_	*	*	*	*	_
ADDDC	Α	1	3	0	0	byte (A) \leftarrow (AH) + (AL) + (C) (decimal)	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, #imm8	2	2	0	0	byte (A) \leftarrow (A) $-imm8$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) - (dir)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, ear	2	3	1	0	byte (A) \leftarrow (A) $-$ (ear)	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) $-$ (eam)	Ζ	_	_	_	_	*	*	*	*	_
SUB	ear, A	2	3	2	O O	byte (ear) ← (ear) – (A)	_	_	_	_	_	*	*	*	*	_
SUB	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) $-$ (A)	_	_	_	 	_	*	*	*	*	*
SUBC	Α	1	2 ′	0	0 ′	byte $(A) \leftarrow (AH) - (AL) - (C)$	Ζ	_	_	 	_	*	*	*	*	_
SUBC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) - (ear) - (C)$	Ζ	_	_	_	_	*	*	*	*	_
SUBC	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) $-$ (eam) $-$ (C)	Ζ	_	_	 	_	*	*	*	*	_
SUBDC	Α	1	3	0	`O´	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C) (decimal)	Z	-	-	_	-	*	*	*	*	_
ADDW	Α	1	2	0	0	word (A) \leftarrow (AH) + (AL)	-	-	_	_	_	*	*	*	*	_
ADDW	A, ear	2	3	1	0	word (A) \leftarrow (A) +(ear)	_	_	_	-	_	*	*	*	*	_
ADDW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) +(eam)	_	_	_	-	_	*	*	*	*	_
ADDW	A, #imm16	3	2	0	0	word (A) \leftarrow (A) +imm16	_	_	_	_	_	*	*	*	*	_
ADDW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	_	_	_	-	_	*	*	*	*	_
ADDW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) + (A)	_	_	_	_	_	*	*	*	*	*
ADDCW		2	3	1	0	word (A) \leftarrow (A) + (ear) + (C)	_	_	_	_	_	*	*	*	*	_
ADDCW	•	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) + (eam) + (C)	_	_	_	_	_	*	*	*	*	_
SUBW	Α	1	2	0	0	word (A) \leftarrow (AH) $-$ (AL)	_	_	_	_	_	*	*	*	*	_
SUBW	A, ear	2	3	1	0	word (A) \leftarrow (A) $-$ (ear)	_	_	_	_	_	*	*	*	*	_
SUBW	A, eam	2+	4+ (a)	0	(c)	word $(A) \leftarrow (A) - (eam)$	_	_	_	_	_	*	*	*	*	_
	A, #imm16	3	2	0	0	word (A) \leftarrow (A) $-imm16$	_	_	_	-	_	*	*	*	*	_
SUBW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) $-$ (A)	_	_	_	_	_	*	*	*	*	_
SUBW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) $-$ (A)	_	_	_	_	_	*	*	*	*	*
SUBCW		2	3	1	0	word (A) \leftarrow (A) $-$ (ear) $-$ (C)	_	_	_	_	_	*	*	*	*	_
SUBCW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) $-$ (eam) $-$ (C)	-	_	_	_	_	*	*	*	*	_
ADDL	A, ear	2	6	2	0	$long(A) \leftarrow (A) + (ear)$	_	-	_	-	_	*	*	*	*	_
ADDL	A, eam	2+	7+ (a)	0	(d)	long (A) \leftarrow (A) + (eam)	_	-	_	_	-	*	*	*	*	-
ADDL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) +imm32	-	_	_	_	_	*	*	*	*	-
SUBL	A, ear	2	6	2	0	$long (A) \leftarrow (A) - (ear)$	_	_	_	_	-	*	*	*	*	-
SUBL	A, eam	2+	7+ (a)	0	(d)	$long (A) \leftarrow (A) - (eam)$	-	_	_	_	_	*	*	*	*	-
SUBL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) $-imm32$	_	_	_	-	-	*	*	*	*	-

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) +1 byte (eam) ← (eam) +1		_	_	-	_	*	*	*		- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow (ear) -1 byte (eam) \leftarrow (eam) -1	 -	_ _	_ _	- -	_ _	*	*	*	_ _	_ *
INCW INCW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	_	_		_	*	*	*	_	- *
DECW DECW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1	 -	<u>-</u>	_ _	_ _	_ _	*	*	*	_ _	- *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	_	_	_	_ _	_	*	*	*	_	- *
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) -1 long (eam) ← (eam) -1	_ _	_ _	_ _	_ _	_ _	*	*	*	_ _	- *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
CMP	Α	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte (A) \leftarrow (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2 ′	0	Ò	byte (A) ← imm8	_	_	_	_	_	*	*	*	*	_
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word $(A) \leftarrow (eam)$	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	0	word $(A) \leftarrow imm16$	_	_	_	_	_	*	*	*	*	_
CMPL	A, ear	2	6	2	0	word (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	_	_	-	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3	0	0	word (A) \leftarrow imm32	_	_	_	_	_	*	*	*	*	_

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	Ι	s	T	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	_	-	_	-	-	-	-	*	*	_
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	_	-	-	-	-	-	_	*	*	_
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	_	-	-	-	-	-	_	*	*	_
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	_	-	-	-	-	-	_	*	*	_
DIVUW	A, eam	2+	*5	0	*7	$\begin{array}{l} \text{long (A)/word (eam)} \\ \text{Quotient} \rightarrow \text{word (A) Remainder} \rightarrow \text{word (ear)} \end{array}$	_	_	_	ı	_	-	_	*	*	_
MULU	Α	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	_	_	-	_	_	_	_	-	-	-
MULUW	Α	1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	_	_	-	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	_	-	-	_	_	_	_	-	-	_

^{*1: 3} when the result is zero, 7 when an overflow occurs, and 15 normally.

^{*2: 4} when the result is zero, 8 when an overflow occurs, and 16 normally.

^{*3: 6 + (}a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

^{*4: 4} when the result is zero, 7 when an overflow occurs, and 22 normally.

^{*5: 6 + (}a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

^{*6: (}b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.

^{*7: (}c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

^{*8: 3} when byte (AH) is zero, and 7 when byte (AH) is not zero.

^{*9: 4} when byte (ear) is zero, and 8 when byte (ear) is not zero.

^{*10:} 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

^{*11: 3} when word (AH) is zero, and 11 when word (AH) is not zero.

^{*12: 4} when word (ear) is zero, and 12 when word (ear) is not zero.

^{*13: 5 + (}a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
DIV	A	2	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z	-	-	-	-	-	-	*	*	_
DIV	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	-	1	1	1	_	-	*	*	-
DIV	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	_	ı	1	1	_	_	*	*	-
DIVW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	-	-	-	-	-	-	-	*	*	-
DIVW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	-	1	1	1	1	-	1	*	*	_
MULU	A	2	*8	0	0	byte (AH) *byte (AL) → word (A)	-	-	-	-	-	_	-	-	-	_
MULU MULU	A, ear	2 2 +	*9 *10	1 0	0 (b)	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam Δ	2 +	*10 *11	0	(b)	byte (A) *byte (eam) \rightarrow word (A) word (AH) *word (AL) \rightarrow long (A)	_		_	_	_		_		_	
MULUW		2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	-	-	-	-	-	-	-	-	-	_

- *1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.
- *2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.
- *3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.
- *4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.
- *5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times$ (b) for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times (c)$ for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.
- Notes: When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.
 - When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
 - For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	- - - -					* * * *	* * * * *	R R R R	 - - -	_ _ _ *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)		_ _ _ _				* * * * *	* * * * *	R R R R R	_ _ _ _	_ _ _ _ *
XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)		1 1 1 1 1				* * * * *	* * * * *	R R R R		_ _ _ *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	_ _ _	_ _ _	_ _ _	-	_ _ _	* *	* *	R R R	_ _ _	_ _ *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	_ _ _ _ _	1 1 1 1 1	1 1 1 1 1		1 1 1 1 1 1	* * * * * *	* * * * * *	R R R R R R R	_ _ _ _	_ _ _ _ _ *
ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	_ _ _ _	11111			1 1 1 1 1	* * * * * *	* * * * * *	R R R R R	_ _ _ _	- - - - *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	_ _ _ _ _	1 1 1 1 1			111111	* * * * *	* * * * * *	R R R R R	_ _ _ _	_ _ _ _ *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	_ _ _	_ _ _	- - -	_ _ _	_ _ _	* *	* *	R R R	_ _ _	_ _ *

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
ANDL ANDL	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	_	_ _	_	_	*	*	R R		_
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	_ _	_ _	_ _	_ _	*	*	R R		_ _
	A, ea A, eam	2 2+	6 7+ (a)	2	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	_ _	1 1	_ _	1 1	_ _	*	*	R R	1 1	_ _

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	ı	-	-	*	*	*	*	-
NEG NEG	ear eam	2 2+	3 5+ (a)	2 0		byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_	_ _	_	_ _	_ _	*	*	*	*	<u>-</u> *
NEGW	Α	1	2	0	0	word (A) \leftarrow 0 – (A)	_	-	1	-	-	*	*	*	*	-
NEGW NEGW		2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	_ _	_ _	_ _	_ _	*	*	*	*	- *

Table 17 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	S	Т	Ν	Z	٧	С	RMW
NRML A, R0	2	*1	1		$\begin{array}{l} \text{long (A)} \leftarrow \text{Shift until first digit is "1"} \\ \text{byte (R0)} \leftarrow \text{Current shift count} \end{array}$	-	ı	-	1	1	1	*	1	-	-

^{*1: 4} when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
RORC A	2	2	0	0	byte (A) ← Right rotation with carry	_	-	1	-	-	*	*	_	*	_
ROLC A	2	2	0	0	byte (A) ← Left rotation with carry	-	_	_	-	-	*	*	_	*	_
RORC ear	2	3	2	0	byte (ear) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	_
RORC eam	2+	5+ (a)	0	2× (b)	byte (eam) ← Right rotation with carry	_	—	_	_	_	*	*	_	*	*
ROLC ear	2	3	2	0	byte (ear) ← Left rotation with carry	_	_	_	_	_	*	*	_	*	_
ROLC eam	2+	5+ (a)	0	2× (b)	byte (eam) ← Left rotation with carry	-	_	_	-	-	*	*	_	*	*
ASR A, R0	2	*1	1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	1	0	byte (A) ← Logical right barrel shift (A, R0)	_	 	_	_	*	*	*	_	*	_
LSL A, R0	2	*1	1	0	byte (A) ← Logical left barrel shift (A, R0)	-	_	_	-	-	*	*	_	*	_
ASRW A	1	2	0	0	word (A) ← Arithmetic right shift (A, 1 bit)	_	_	_	-	*	*	*	_	*	_
LSRW A/SHRW A	1	2	0	0	word (A) ← Logical right shift (A, 1 bit)	_	_	_	_	*	R	*	_	*	_
LSLW A/SHLW A	1	2	0	0	word (A) ← Logical left shift (A, 1 bit)	-	_	_	-	-	*	*	_	*	_
ASRW A, R0	2	*1	1	0	word (A) ← Arithmetic right barrel shift (A,	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	1	0	R0)	_	_	_	_	*	*	*	_	*	_
LSLW A, R0	2	*1	1	0	word (A) ← Logical right barrel shift (A, R0)	_	_	_	_	_	*	*	–	*	_
					word (A) ← Logical left barrel shift (A, R0)										
ASRL A, R0	2	*2	1	0	$long (A) \leftarrow Arithmetic right shift (A, R0)$	_	_	_	_	*	*	*	–	*	_
LSRL A, R0	2	*2	1	0	long (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	-	*	-
LSLL A, R0	2	*2	1	0	long (A) ← Logical left barrel shift (A, R0)	-	_	_	_	_	*	*	_	*	_

^{*1: 6} when R0 is 0, 5 + (R0) in all other cases.

^{*2: 6} when R0 is 0, 6 + (R0) in all other cases.

Table 19 Branch 1 Instructions [31 Instructions]

BP re	rel S rel rel rel	2 2 2 2 2	*1 *1 *1 *1	0 0	0	Branch when (Z) = 1										
BC/BLO BNC/BHS BN re BP re BV re	rel S rel rel rel	2	*1	-	0		_	_	_	_	_	_	_	_	_	_
BNC/BHS BN re BP re BV re	S rel rel rel	2		Λ	_	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BN re BP re BV re	el el		*1	U	0	Branch when $(C) = 1$	_	_	_	_	_	_	_	_	_	_
BP re	el	2		0	0	Branch when $(C) = 0$	_	_	_	_	_	_	_	_	_	_
BV re			*1	0	0	Branch when $(N) = 1$	_	_	_	_	_	_	_	_	_	_
		2	*1	0	0	Branch when $(N) = 0$	_	_	_	_	_	_	_	_	_	_
<i>.</i>	el	2	*1	0	0	Branch when $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV re	el	2	*1	0	0	Branch when $(V) = 0$	_	_	_	_	_	_	_	_	_	_
BT re	el	2	*1	0	0	Branch when $(T) = 1$	_	_	_	_	_	_	_	_	_	_
BNT re	el	2	*1	0	0	Branch when $(T) = 0$	_	_	_	_	_	_	_	_	_	_
BLT re	el	2	*1	0	0	Branch when (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BGE re	el	2	*1	0	0	Branch when (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE re	el	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 1$	_	_	_	_	_	_	_	_	_	_
BGT re	el	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 0$	_	_	_	_	_	_	_	_	_	_
BLS re	el	2	*1	0	0	Branch when (C) or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
BHI re	el	2	*1	0	0	Branch when (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA re	el	2	*1	0	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	_
	o 4		0		•	1 (50)										
	@A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
	addr16	3	3	0	0	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
	@ear	2	3	1	0	word (PC) \leftarrow (ear)	_	_	-	_	_	_	_	_	_	_
	@eam	2+	4+ (a)	0	(c)	word (PC) \leftarrow (eam) word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	-	_	_	_	_	_	_	_
	@ear *3	2	5	2	0	. , , , , , , , , , , , , , , , , , , ,	_	_	-	_	_	_	_	_	_	_
	@eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	-	_	_	_	_	_	_	_
JMPP a	addr24	4	4	0	0	word (PC) \leftarrow ad24 0 to 15, (PCB) \leftarrow ad24 16 to 23	_	_	_	_	_	_	_	_	_	_
CALL @	@ear *4	2	6	1	(c)	word (PC) \leftarrow (ear)	_	_	_	_	_	_	_	_	_	_
	@eam *4	2+	7+ (a)	0	2× (c)	word $(PC) \leftarrow (eam)$	_	_	_	_	_	_	_	_	_	_
	addr16 *5	3	6 ′	0	(c) ´	word (PC)́ ← àddr16	_	_	_	_	_	_	_	_	_	_
	#vct4 *5	1	7	0	2× (c)	Vector call instruction	_	_	_	_	_	_	_	_	_	_
CALLP @		2	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	_	_	_	_
] , , , , , ,	_ Jui				` '	(PCB) ← (ear) 16 to 23										
CALLP @	@eam *6	2+	11+ (a)	0	*2	word (PC) \leftarrow (eam) 0 to 15,	_	_	_	_	_	_	_	_	_	_
			` /			(PCB) ← (eam) 16 to 23										
CALLP a	addr24 *7	4	10	0	2× (c)	word (PC) ← addr0 to 15, (PCB) ← addr16 to 23	-	-	-	-	_	-	-	-	_	_

^{*1: 4} when branching, 3 when not branching.

^{*2: (}b) + $3 \times$ (c)

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: read (long word) R branch address.

^{*7:} Save (long word) to stack.

Table 20 Branch 2 Instructions [19 Instructions]

N	Mnemonic	#	~	RG	В	Operation	LH	АН	1	s	т	N	z	٧	С	RMW
CBNE	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	-	_	_	*	*	*	*	_
CWBNE	A, #imm16, rel	4	*1	0	0	Branch when word (A) ≠ imm16	-	_	_	_	_	*	*	*	*	_
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE	eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) ≠ imm8	_	—	_	_	_	*	*	*	*	_
	ear, #imm16, rel	5	*4	1	0	Branch when word (ear) ≠ imm16	_	—	_	_	_	*	*	*	*	_
CWBNE	eam, #imm16, rel*10	5+	*3	0	(c)	Branch when word (eam) ≠ imm16	_	_	-	_	_	*	*	*	*	_
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	_	_	-	-	_	*	*	*	-	_
DBNZ	eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = (eam) – 1, and (eam) ≠ 0	_	_	_	-	_	*	*	*	-	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = (ear) – 1, and (ear) ≠ 0	_	_	-	-	_	*	*	*	_	_
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	-	_	*	*	*	-	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT	addr16	3	16	0	6× (c)	Software interrupt	_	l —	R	S	_	_	_	_	_	_
INTP	addr24	4	17	0	6× (c)	Software interrupt	_	—	R	SSSS	_	_	_	_	_	_
INT9		1	20	0	8× (c)	Software interrupt	_	—	R	S	_ *	_	_	_	_	_
RETI		1	15	0	*7	Return from interrupt	_	_	*	*	*	*	*	*	*	_
LINK	#local8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	_	_	Ι	_	_	-	-	ı	-	_
UNLINK	, S	1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	_	_	-	_	_	_	_	_	-	_
RET *8 RETP *9)	1 1	4 6	0	(c)	Return from subroutine Return from subroutine	_ _	_ _	-	<u>-</u>	_ _	_ _	-		<u>-</u>	_ _

^{*1: 5} when branching, 4 when not branching

^{*2: 13} when branching, 12 when not branching

^{*3: 7 + (}a) when branching, 6 + (a) when not branching

^{*4: 8} when branching, 7 when not branching

^{*5: 7} when branching, 6 when not branching

^{*6: 8 + (}a) when branching, 7 + (a) when not branching

^{*7:} Set to $3 \times$ (b) + $2 \times$ (c) when an interrupt request occurs, and $6 \times$ (c) for return.

^{*8:} Retrieve (word) from stack

^{*9:} Retrieve (long word) from stack

^{*10:} In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Table 21 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	т	N	z	٧	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rist	1 1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	$\begin{aligned} & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{A}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{AH}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{PS}) \\ & (\text{SP}) \leftarrow (\text{SP}) - 2\text{n}, ((\text{SP})) \leftarrow (\text{rlst}) \end{aligned}$		1 1 1 1	1 1 1 1		1 1 1 1		1 1 1 1			- - -
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 4 *2	0 0 0 *5	(c) (c) (c) *4	$\begin{aligned} & \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2n \end{aligned}$	- - -	*	- - * -	- * -	- * -	- * -	- - * -	- * -	- * -	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 OR CCR, #imm8	2 2	3 3	0	0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8	_		*	*	*	*	*	*	*	_ _
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	_ _	_	_		_			-		_ _
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam	_ _ _	_ _ * *	1 1 1 1		1 1 1 1		1 1 1 1	_ _ _		- - -
ADDSP #imm8 ADDSP #imm16	2 3	3 3	0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	_ _				-			–		_ _
MOV A, brgl MOV brg2, A	2 2	*1 1	0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z -	*	-	1 1	_	*	*	<u> </u>	- 1	_ _
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1 1	1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank		111111	111111		111111		111111			- - - -

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR : 2 states

^{*2:} $7 + 3 \times (pop count) + 2 \times (last register number to be popped)$, 7 when rlst = 0 (no transfer register)

^{*3: 29 + (}push count) $-3 \times$ (last register number to be pushed), 8 when rlst = 0 (no transfer register)

^{*4:} Pop count \times (c), or push count \times (c)

^{*5:} Pop count or push count.

Table 22 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	T	N	z	٧	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	1 1 1	1 1 1	1 1 1	* *	* *		- -	- - -
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	- -		1 1 1	1 1 1	1 1 1	* *	* *	_ _ _	- -	* * *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	<u> </u>	1 1 1	1 1 1	1 1 1	1 1 1		<u> </u>	<u> </u>	<u> </u>	* *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	_ 	1 1 1	1 1 1	1 1 1	1 1 1				- -	* *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	_ _ _		1 1 1	1 1 1	1 1 1		* *	_ _ _	_ _ _	- - -
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	_ _ _	1 1 1	1 1 1	1 1 1	1 1 1		* *	_ 	_ 	- - -
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	-	_	_	-	*	_	_	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	_	_	_	_	_	_	_	_
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	-	_	_	_	_	_	_	_	_	_

^{*1: 8} when branching, 7 when not branching

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
SWAP	1	3	0	0	byte (A) 0 to $7 \leftrightarrow$ (A) 8 to 15	-	-	-	-	-	-	-	-	-	_
SWAPW	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	0	byte sign extension	Х	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	0	word sign extension	_	Х	_	_	_	*	*	_	_	_
ZEXT	1	1	0	0	byte zero extension	Ζ	-	_	_	-	R	*	-	_	_
ZEXTW	1	1	0	0	word zero extension	_	Z	_	_	_	R	*	_	_	_

^{*2: 7} when branching, 6 when not branching

^{*3: 10} when condition is satisfied, 9 when not satisfied

^{*4:} Undefined count

^{*5:} Until condition is satisfied

Table 24 String Instructions [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer @AH+ ← @AL+, counter = RW0	-	1	1	-	-	-	ı	_	-	_
MOVSD	2	*2	*5	*3	Byte transfer @AH- ← @AL-, counter = RW0	_	-	-	-	_	_	-	-	-	_
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	-	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	_	-	-	-	_	*	*	*	*	_
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ ← AL, counter = RW0	_	-	ı	ı	_	*	*	ı	ı	_
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer @AH+ ← @AL+, counter = RW0	-	1	1	-	-	-	-	-	-	_
MOVSWD	2	*2	*8	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	_	-	-	-	_	_	-	-	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ ← AL, counter = RW0	_	_	_	-	_	*	*	-	-	_

m: RW0 value (counter value)

n: Loop count

^{*1: 5} when RW0 is 0, $4 + 7 \times (RW0)$ for count out, and $7 \times n + 5$ when match occurs

^{*2: 5} when RW0 is 0, $4 + 8 \times (RW0)$ in any other case

^{*3: (}b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

^{*4: (}b) \times n

^{*5: 2 × (}RW0)

^{*6: (}c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.


^{*7: (}c) \times n


^{*8: 2 × (}RW0)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90549PF MB90591PF MB90F594APF MB90591PF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V590ACR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

■ PACKAGE DIMENSION





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9909

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.