




**General Description**

These n-channel power field effect transistors are produced using high cell density DMOS technology. These devices are particularly suited for low voltage applications such as automotive and other battery powered circuits where fast switching, low in-line power loss and resistance to transients are needed.

**Features**

- 60 A, 30 V,  $R_{DS(ON)} = 0.015\Omega$
- Critical DC electrical parameters specified at elevated temperature.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppresser.
- Super high density cell design for extremely low  $R_{DS(ON)}$ .



**Absolute Maximum Ratings ( $T_c = 25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	603	Units
$V_{DSS}$	Drain-Source Voltage	30	V
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current		
	· Continuous	60	A
	· Pulsed	180	
$P_D$	Total Power Dissipation @ $T_c = 25^\circ\text{C}$	50	W
	Derate above $25^\circ\text{C}$	0.4	W/ $^\circ\text{C}$
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range	-65 to 175	$^\circ\text{C}$

**Electrical Characteristics ( $T_c = 25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	30			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{ V}$ $V_{GS} = 0\text{ V}$			10	$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage, Forward	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$			100	nA
$I_{GSSR}$	Gate-Body Leakage, Reverse	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$			-100	nA
ON CHARACTERISTICS (Note)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{A}$	1		3	V
$R_{DS(ON)}$	Static Drain-Source ON-Resistance	$V_{GS} = 10\text{ V}, I_D = 26\text{ A}$		0.014	0.015	$\Omega$
		$V_{GS} = 4.5\text{ V}, I_D = 21\text{ A}$			0.025	
$I_{D(ON)}$	ON-State Drain Current	$V_{GS} = 10\text{ V}$	60			A




**Electrical Characteristics ( $T_c = 25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$g_{FS}$	Forward Transconductance	$V_{DS} = 10\text{ V}$ , $I_D = 26\text{ A}$		32		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 15\text{ V}$ , $V_{GS} = 0\text{ V}$ , $f = 1.0\text{ MHz}$			1500	pF
$C_{oss}$	Output Capacitance				700	pF
$C_{riss}$	Reverse Transfer Capacitance				300	pF
<b>SWITCHING CHARACTERISTICS (Note)</b>						
$t_{D(ON)}$	Turn-ON Delay Time	$V_{DD} = 15\text{ V}$ , $I_D = 52\text{ A}$			60	nS
$t_r$	Turn-ON Rise Time				200	nS
$t_{D(OFF)}$	Turn-OFF Delay Time	$V_{GS} = 10\text{ V}$ , $R_{GEN} = 24\ \Omega$			50	nS
$t_f$	Turn-OFF Fall Time				120	nS

<b>SOURCE—DRAIN DIODE CHARACTERISTICS</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				60	A
$V_{SD}$ (Note)	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$ , $I_S = 26\text{ A}$			1.35	V
<b>THERMAL CHARACTERISTICS</b>						
$R_{\theta JC}$	Thermal Resistance, Junction to Case				2.5	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient				62.5	$^\circ\text{C/W}$

Note: Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\ \%$

**Pad Location**



Chip size 3.00 mm x 2.07 mm

Pad	Pad Name	Coordinates, $\mu\text{m}$	
		X	Y
1	Source	179	177
2	Source	1150	177
3	Source	2122	177
4	Gate	2400	722

Thickness of the metallization (Al + Si) –  $(2.5\ \mu\text{m} \pm 0.3\ \mu\text{m})$

Metal of the back side Ti/Ni/Ag

Thickness of the back side metallization: Ti/Ni/Ag –  $0.15\ \mu\text{m}/ 0.25\ \mu\text{m}/ 1.2\ \mu\text{m} \pm 10\%$

Thickness of the plate  $(350 \pm 30)\ \mu\text{m}$

Passivation SiON

Thickness of the passivation  $(0.7 \pm 0.1)\ \mu\text{m}$