


GENERAL

The TC6162AU is a CMOS LSI chip for generating NTSC television synchronization signals and operating a 400,000- pixel FITCCD area image sensor.

This chip covers the electronic shutter mode of 1/60 to 1/2000 seconds. It has a vertical reset pin that enables synchronizing with an external system.

FEATURES

- Generation of NTSC television synchronization signals.
- Generation of pulses for operation the vertical register of the CCD area image sensor.
- An electronic shutter mode of 1/60 to 1/2000 seconds.
- Synchronization with as external.



Weight : 0.56g (Typ.)

MAXIMUM RATINGS ($V_{SS} = 0V$)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	- 0.3~7.0	V
Input Voltage	V_{IN}	- 0.3~ $V_{DD} + 0.3$	V
Input Current	I_{IN}	± 20	mA
Storage Temperature	T_{stg}	- 40~125	°C

OPERATING CONDITIONS ($V_{SS} = 0V$)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	4.75~5.25	V
Operating Temperature	T_{opr}	0~70	°C


① The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

② These TOSHIBA products are intended for use in general commercial applications (office equipment, communication equipment, measuring equipment, domestic appliances, etc.), please make sure that you consult with us before you use these TOSHIBA products in equipment which requires extraordinarily high quality and/or reliability, and in equipment which may involve life threatening or critical application, including but not limited to such uses as atomic energy control, airplane or spaceship instrumentation, traffic signals, medical instrumentation, combustion control, all types of safety devices, etc. TOSHIBA cannot accept and hereby disclaims liability for any damage which may occur in case the TOSHIBA products are used in such equipment or applications without prior consultation with TOSHIBA.

ELECTRICAL CHARACTERISTICS ($V_{SS} = 0V$, $V_{DD} = 4.75 \sim 5.25V$, $T_a = 0 \sim 70^\circ C$)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage (high)	V_{IH}	VRS	4.0	—	—	V
		All inputs except VRS	3.5	—	—	
Input Voltage (low)	V_{IL}	VRS	—	—	1.0	V
		All inputs except VRS	—	—	1.5	
Input Current (high)	I_{IH}	$V_{IN} = V_{DD}$	- 10	—	10	μA
Input Current (low)	I_{IL}	$V_{IN} = V_{SS}$, CKI	- 10	—	10	μA
		All inputs except CKI	- 200	—	- 10	
Output Voltage (high)	V_{OH}	$I_{OH} = -4mA$, HP	2.4	—	—	V
		$I_{OH} = -1mA$, WID				
		$I_{OH} = -2mA$				
		All output except WID, HP				
Output Voltage (low)	V_{OL}	$I_{OL} = 4mA$, HP	—	—	0.4	V
		$I_{OL} = 1mA$, WID				
		$I_{OL} = 2mA$				
		All output except WID, HP				
Supply Current	I_{DD}	$C_L = 0pF$	—	20	—	mA

PIN CONNECTION




(TOP VIEW)

TC6162AU - 3

1994 - 10 - 24

TOSHIBA CORPORATION

BLOCK DIAGRAM



TC6162AU - 4

1994 - 10 - 24

TOSHIBA CORPORATION

PIN FUNCTIONS

PIN No.	SYMBOL	I/O	FUNCTION																																				
1	FRM	O	Frame pulse output. This pulse is generated once per frame on the second or fourth field. It remains high for 3H-wide.																																				
2 3 4	STM1 STM2 STM3	I	Inputs on STM1-STM3 set the shutter speed. The set values and shutter speeds are: <table border="1" style="margin-left: 40px;"> <thead> <tr> <th>Shutter speed (s)</th> <th>STM1</th> <th>STM2</th> <th>STM3</th> </tr> </thead> <tbody> <tr> <td>1/60 (1/30)</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>1/100</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>1/120</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>1/250</td> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>1/500</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>1/1000</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>1/2000</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>EXST</td> <td>L</td> <td>L</td> <td>L</td> </tr> </tbody> </table> <p>The speed in parentheses is the frame storage mode.</p>	Shutter speed (s)	STM1	STM2	STM3	1/60 (1/30)	H	H	H	1/100	H	H	L	1/120	H	L	H	1/250	H	L	L	1/500	L	H	H	1/1000	L	H	L	1/2000	L	L	H	EXST	L	L	L
Shutter speed (s)	STM1	STM2	STM3																																				
1/60 (1/30)	H	H	H																																				
1/100	H	H	L																																				
1/120	H	L	H																																				
1/250	H	L	L																																				
1/500	L	H	H																																				
1/1000	L	H	L																																				
1/2000	L	L	H																																				
EXST	L	L	L																																				
5	EXST	I	An external input on EXST controls the shutter speed. When the input on STM1-STM3 are all low, this pin is enabled. When the input on EXST goes low, shutter speed control is enabled in the range of 1/62 to 1/1386 seconds in increments of 1/15734 seconds.																																				
6	V _{SS}	—	GND																																				
7	MOD1	I	Mode pin 1 that is open for normal use.																																				
8	INT	I	An input on INT changes the storage mode. High-level input : Field storage mode Low-level input : Frame storage mode																																				
9	TEST	I	Test input. This pin open for normal use.																																				
10	RESET	I	Reset input. A low-level input on RESET initializes the internal circuits. This pin is open for normal use.																																				
11	HP	O	Horizontal transfer control pulse output. The high-level indicates the period during which horizontal CCD driving pulse ϕ H is not generated connected to pin HP of the horizontal driving IC.																																				
12	LI	O	Line identification pulse output. This pulse alternately gone high and low every horizontal cycle, and is reset on the frame cycle.																																				
13	PBLK	O	Pre-blanking signal output. high-level output indicates the blanking period. The pulse is a composite signal that is 9.8 μ s wide for the horizontal synchronization section and 18H wide for the vertical synchronization section.																																				
14	SYNC	O	Composite synchronized signal output.																																				
15	CBLK	O	Composite blanking signal output. Low-level output indicates the blanking period. The pulse is a composite signal that is 11 μ s wide for the horizontal synchronization section and 20H wide for the vertical synchronization section.																																				


PIN No.	SYMBOL	I/O	FUNCTION
16	HD	O	Horizontal drive output. This pulse is output once per horizontal cycle. The 6.3 μ s wide pulse goes high from the beginning of the horizontal flyback time.
17	V _{DD}	—	A voltage of 5V \pm 0.25V is supplied to this pin.
18	V _{SS}	—	GND
19	CP1	O	Clamp pulse output. This pulse clamps the black reference signal of a CCD output signal. It remains high for 1.5 μ s. Clamp pulse output is not generated at vertical flyback time when no black reference signal is output.
20	CP2	O	Clamp pulse output. This is a clamp pulse for signal processing. It remains high for 2.0 μ s.
21	CP3	O	Clamp pulse output. This is a clamp pulse for signal processing. It remains high for 2.9 μ s.
22	WID	O	Output of the window pulse for sampling the iris control signal. Low-level output indicated the sampling period.
23	BF	O	Burst flag output. This pulse gates a subcarrier. It remains high for 2.6 μ s.
24 25	SC0 SC90	O	Subcarrier output obtained by dividing the clock input to CKI by 4. The 3.579MHz clock is output. Compared with the pulse on SC0, the pulse on SC90 advances 90degrees in phase.
26	BSC	O	Burst subcarrier output obtained by gating a subcarrier with BF. The phase difference between the phase of the pulse on BSC and that of the pulse on SC0 is 270degrees.
27	V _{DD}	—	A voltage of 5V \pm 0.25V is supplied to this pin.
28	V _{SS}	—	GND
29	CKI	I	Master clock input. A clock of 14.31818MHz is input on CKI. An internal pull-up resistor is not connected to this pin.
30	VD	O	Vertical drive output. The pulse is output once per field. It remains high for 3H.
31	VRS	I	Vertical reset input. A negative-going edge on this pin resets the vertical frequency divider. This pin is used for operation in synchronization with an external system. The input operates like a Schmitt-trigger input.
32	FI	O	Field identification pulse output. The pulse alternately goes high and low for each field. High-level output indicates the first or third field. Low-level output indicates the second or fourth field.
33	MOD2	I	Mode pin 2 changes the vertical CCD sweep transfer modes of the image section. The level is low for normal use.

PIN No.	SYMBOL	I/O	FUNCTION
34 35	FSAN FSBN	O	Field shift pulses for driving the vertical CCD. FSAN : $\phi 11$ FSBN : $\phi 13$ Each polarity is inverted. The pulses are connected to the vertical clock inverter driver.
36 37 38 40 41 42 43 44	FI1N FI2N FI3N FI4N FS1N FS2N FS3N FS4N	O	Line shift pulses for driving the vertical CCD. FI1N : $\phi 11$ FS1N : $\phi S1$ FI2N : $\phi 12$ FS2N : $\phi S2$ FI3N : $\phi 13$ FS3N : $\phi S3$ FI4N : $\phi 14$ FS4N : $\phi S4$ Each polarity is inverted. The pulses are connected to the vertical clock inverter driver.
39	V _{DD}	—	A voltage of $5V \pm 0.25V$ is supplied to the pin.

Unless otherwise specified, internal pull-up resistors are connected to the input pins.

VRS PIN FOR OPERATION IN SYNCHRONIZATION WITH AN EXTERNAL SYSTEM


The VRS pin enables vertical resetting. The VRS pulse is input to the chip on its falling edge. Resetting is performed so that the falling edge of VRS appears for the first 0.5H of SYNC VS output.



The reset pulse is generated on $\phi 2fH$, which is not sent out of the chip. If the VRS pulse goes high around the $\phi 2fH$ rising edge, reset time may fluctuate 0.5H. See the timing chart for the phase of the $\phi 2fH$ pulse.

The VRS pin enables resetting in 0.5H units (minimum).


If the chip is synchronized with an external system, H synchronization by PLL is required.




EXTERNAL SHUTTER MODE

If inputs on STM1-STM3 are all low, the external shutter mode is enabled and the shutter speed can be controlled by the timing of an input on EXST.


The input on EXST sets the internal RS-flip-flop on the falling edge, and the output of the flip-flop is processed on ϕfH . If the input on EXST goes low around the ϕfH rising edge, the shutter speed may fluctuate 1H.




Generating the EXST pulse requires an external counter circuit. The external counter used the rising edge of the HD pulse as a clock, and is reset by the VD pulse.



The following chart shows the relationship between the falling edge of the EXST input and field shift pulse. When the EXST input goes low, the FSBN pulse is generated after 2H, and the FSAN pulse is generated after 3H.




The shutter speed can be calculated with the count (n) of the external counter as follows:



$$\text{shutter speed} = \frac{253.5 - n}{15734.26} \text{ (s)}$$


A shutter speed from 1/62 to 1/1368 s can be set in the external shutter mode. If the EXST input goes low for a period that does not conform to the range (T_d period), the shutter speed is fixed to 1/62 s.



In the external shutter mode, the falling edge of the EXST pulse must be input for each field. The shutter-on field shift pulse is not generated unless a timing pulse is input to the EXST pin. Therefore, the storage time is 1/59.8 s for the first field and 1/60.0 s for the second field, so fricker occur to CCD output.

The EXST falling edge should not be input two or more times within one-field period. If the shutter-on field shift pulse is generated two or more times, an unnecessary charge increases overly in the vertical CCD, and it may fail to be removed from the CCD. The following shows an example of the counter circuit in the external shutter mode.

EXAMPE OF THE COUNTER CIRCUIT IN THE EXTERNAL SHUTTER MODE



Set values for J0~J7 and each storage time.

DEC (I)	HEX	SET VALUE								STORAGE TIME	
		BIN								Lines	Time (s)
		J7	J6	J5	J4	J3	J2	J1	J0		
0	00	0	0	0	0	0	0	0	0	252.5H	1 / 62.31
1	01	0	0	0	0	0	0	0	1	251.5H	1 / 62.56
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
I		⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	(252.5 - I) H	(252.5 - I) / 15734.26
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
241	F1	1	1	1	1	0	0	0	1	11.5H	1 / 1368
242	F2	1	1	1	1	0	1	0	0	254.5H	1 / 61.82
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		
244	F4	1	1	1	1	0	1	0	0		
245	F5	1	1	1	1	0	1	0	1	Must not be set	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		
256	FF	1	1	1	1	1	1	1	1		

STORAGE MODES

Storage modes can be changed with the INT pin.


High-level input: Field storage mode.

Low-level input : Frame storage mode.

In the frame storage mode, the storage time is set to 1/30s when inputs on shutter speed setting pins STM1 to STM3 are all high.

In the frame storage mode, the storage time cannot be set to 1/60s. If the VD pin is connected to the EXST pin, and if inputs on STM1 to STM3 are all low (external shutter mode), however, the shutter speed can be set to 1/62s.


The sensitivity in the frame storage mode is half of that in the field storage mode at electronic shutter mode.



Setting the electronic shutter speed to 1/62s.

RESET OPERATION


When the input on the RESET pin goes low, the internal circuit is reset, and all operations are stopped for the period of the low-level pulse. When the input on the RESET pin then goes high, the VBLK operation (first field) starts after $35.89\mu\text{s}$ (513 bits). (The SC output is reinitialized immediately after the VBLK operation starts.)




When the RESET pulse goes high within the set and hold time of the clock input on the CKI pin, the reset timing may shift one bit.

At least 70 ns is required for the period of the low-level input on RESET pulse.


Unit : ns



TIMING CHART I, III field




TIMING CHART II, IV field



TIMING CHART


Unit : μs



The values indicate periods converted from designed counts.

OUTLINE DRAWING
QFP44-P-1010A

Unit : mm



Weight : 0.56g (Typ.)

TC6162AU - 18*

1994 - 10 - 24

TOSHIBA CORPORATION