



1-W High-Voltage Switchmode Regulator

FEATURES

- CCITT Compatible
- Current-Mode Control
- Low Power Consumption (less than 5 mW)
- 10- to 120-V Input Range
- 200-V, 250-mA MOSFET
- Internal Start-Up Circuit
- Current-Mode Control
- SHUTDOWN and RESET


DESCRIPTION

The Si9105 high-voltage switchmode regulator is a monolithic BiC/DMOS integrated circuit which contains most of the components necessary to implement a high-efficiency dc/dc converter in ISDN terminals up to 3 watts. A 0.5-mA max supply current makes possible the design of a dc/dc converter with 60% efficiency at 25 mW, therefore meeting the recommended performance under the CCITT I.430 specifications.

This device may be used with an appropriate transformer to implement isolated flyback power converter topologies to provide single or multiple regulated dc outputs (i.e., ±5 V).

The Si9105 is available in 16-pin wide-body SOIC, 14-pin plastic DIP, and 20-pin PLCC packages, and is specified over the industrial, D suffix (-40 to 85°C) temperature range.

FUNCTIONAL BLOCK DIAGRAM



Si9105

Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to -V _{IN} (V_{CC} < +V _{IN} + 0.3 V)
V _{CC} 15 V
+V _{IN}
V _{DS}
I_D (Peak) (300 μs pulse, 2% duty cycle) 2 A
I_D (rms)
Logic Inputs (RESET, $\overline{\text{SHUTDOWN}},$ OSC IN)0.3 V to V _{CC} + 0.3 V
Linear Inputs (FEEDBACK, SOURCE)
HV Pre-Regulator Input Current (continuous) 5 mA
Storage Temperature65 to 125°C
Operating Temperature40 to 85°C
Junction Temperature (T $_{J})$

Power Dissipation (Package) ^a	
14-Pin Plastic DIP (J Suffix) ⁶	750 mW
16-Pin Plastic Wide-Body SOIC (W Suffix) ^c	900 mW
20-Pin PLCC (N Suffix) ^d	1400 mW
Thermal Impedance (Θ_{JA})	
14-Pin Plastic DIP	167°C/W
16-Pin Plastic Wide-Body SOIC	140°C/W
20-Pin PLCC	.90°C/W

Notes

- a. Device mounted with all leads soldered or welded to PC board.
- b. Derate 6 mW/°C above 25°C
- c. Derate 7.2 mW/°C above 25°C
- d. Derate 11.2 mW/°C above 25°C

RECOMMENDED OPERATING RANGE

Vc	Itages Referenced to -V _{IN}	Rosc
Vo	cc	Linea
+\	′ _{IN}	Digita
fo	40 kHz to 1 MHz	

R _{OSC}	25 k $\!\Omega$ to 1 $M\Omega$
Linear Inputs	0 to V _{CC} - 3 V
Digital Inputs	0 to V _{CC}

SPECIFICATIONS ^a	1		1	I			ı
		Test Conditions Unless Otherwise Specified		Limits D Suffix -40 to 85°C			
Parameter	Symbol	DISCHARGE = $-V_{IN}$ = 0 V V_{CC} = 10 V, $+V_{IN}$ = 48 V R_{BIAS} = 820 k Ω , R_{OSC} = 910 k Ω	Temp ^b	Min ^d	Тур	Max d	Unit
Reference	•		•	•		•	•
Output Voltage	V _R	OSC IN = V_{IN} (OSC Disabled), $R_L = 10$ $M\Omega$	Room	3.92	4.00	4.08	V
Output Impedance ^e	Z _{OUT}	OSC IN = -V _{IN}	Room	15	300	45	kΩ
Short Circuit Current	I _{SREF}	OSC IN = - V_{IN} , $V_{REF} = -V_{IN}$	Room	70	100	130	μΑ
Temperature Stability ^e	T _{REF}	OSC IN = -V _{IN}	Full		0.25	1.0	mV/°C
Long Term Stability ^e		t = 1000 hrs, T _A = 125°C	Room		5.00	25.00	mV
Oscillator							
Maximum Frequency ^e	f _{MAX}	$R_{OSC} = 0$	Room	1	3		MHz
Initial Accuracy	fosc	See Note e	Room	32	40	48	kHz
Voltage Stability	Δf/f	$\Delta f/f = f (13.5 \text{ V}) - f (9.5 \text{ V})/f (9.5 \text{ V})$	Room		10	15	%
Temperature Coefficient ^e T _{OSC}			Full		200	500	ppm/ °C
Error Amplifier							
Feedback Input Voltage	V_{FB}	FB Tied to COMP OSC IN = $-V_{IN}$ (OSC Disabled)	Room	3.96	4	4.04	V
Input BIAS Current	I _{FB}	OSC IN = $-V_{IN}$, $V_{FB} = 4 V$	Room		25	500	nA
Open Loop Voltage Gain ^e	A _{VOL}	OSC IN = -V _{IN} (OSC Disabled)	Room	60	80		dB
Input Offset Voltage	V _{OS}		Room		±15	±40	mV
Unity Gain Bandwidth ^e BW		OSC IN = $-V_{IN}$	Room	0.5	0.8		MHz
Dynamic Output Impedance	Z _{OUT}		Room		1		kΩ
Output Current	la	Source (V _{FB} = 3.4 V)	Room		-1.2	-0.32	mA
utput Current	lout	Sink (V _{FB} = 4.5 V)	Room	0.05	0.08		1 111/4




	Test Conditions Unless Otherwise Specified			Limits D Suffix -40 to 85°C				
Parameter	Symbol	DISCHARGE = $-V_{IN} = 0 \text{ V}$ $V_{CC} = 10 \text{ V}, +V_{IN} = 48 \text{ V}$ $R_{BIAS} = 820 \text{ k}\Omega, R_{OSC} = 910 \text{ k}\Omega$	Temp ^b	Min ^d	Тур	Max d	Unit	
Power Supply Rejection	PSRR	10 V ≤ V _{CC} ≤ 13.5 V	Room		70		dB	
Current Limit								
Threshold Voltage	V _{SOURC} E	R_L = 100 Ω from DRAIN to V_{CC} V_{FB} = 0 V	Room	0.8	1.0	1.2	V	
Delay to Output ^e	t _d	R_L = 100 Ω from DRAIN to V_{CC} V_{SOURCE} = 1.5 V, See Figure 1.	Room		200	300	ns	
Input Voltage	+V _{IN}	I _{IN} = 10 μA	Room	120			V	
Input Leakage Current	+I _{IN}	V _{CC} ≥ 10 V	Room			10	μΑ	
Pre-Regulator Start-Up Current	I _{START}	Pulse Width \leq 300 μ s, V_{CC} = 7 V	Room	8	15		mA	
V _{CC} Pre-Regulator Turn-Off Threshold Voltage	V _{REG}	I _{PRE-REGULATOR} = 10 μA	Room	7.5	9.3	9.7		
Undervoltage Lockout	V _{UVLO}	R_L = 100 Ω from DRAIN to V_{CC} See Detailed Description	Room	7.0	8.7	9.2	V	
V _{REG} - V _{UVLO}	V_{DELTA}		Room	0.25	0.5			
Supply								
Supply Current	I _{CC}		Room		0.35	0.5	mA	
Bias Current	I _{BIAS}		Room		7.5		μΑ	
SHUTDOWN Delay	t _{SD}	$V_{SOURCE} = -V_{IN}$, See Figure 2.	Room		50	100		
SHUTDOWN Pulse Width	t _{SW}		Room	50				
RESET Pulse Width	t _{RW}	See Figure 3.	Room	50			ns	
Latching Pulse Width SHUTDOWN and RESET Low	t _{LW}	3	Room	25				
Input Low Voltage	V _{IL}		Room			2.0	V	
Input High Voltage	V_{IH}		Room	8.0			V	
Input Current Input Voltage High	I _{IH}	V _{IN} = 10 V	Room		1	5	- μΑ	
Input Current Input Voltage Low	I _{IL}	V _{IN} = 0 V	Room	-35	-25			
MOSFET Switch								
Breakdown Voltage	V(_{BR)DSS}	I _{DRAIN} = 100 μA	Full	200	220		V	
Drain-Source On Resistance ^g	r _{DS(on)}	I _{DRAIN} = 100 mA	Room		5	7	Ω	
Drain Off Leakage Current	I _{DSS}	V _{DRAIN} = 100 V	Room			10	μΑ	
Drain Capacitance	C _{DS}		Room		35		pF	

Notes

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. Room = 25°C, Cold and Hot = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. C_{STRAY} Pin 8 = \leq 5 pF
- g. Temperature coefficient of $r_{\mbox{\footnotesize{DS}}(\mbox{\footnotesize{on}})}$ is 0.75% per °C, typical.

VISHAY

TIMING WAVEFORMS






FIGURE 1.

FIGURE 2.




FIGURE 3.

TYPICAL CHARACTERISTICS

Output Switching Frequency vs. Oscillator Resistance






FIGURE 4.




PIN CONFIGURATIONS



Top View Order Number: Si9105DJ02





Top View Order Number: Si9105DN02

PIN DESCRIPTION					
	Pin Number				
Function	14-Pin Plastic DIP	16-Pin SOIC	20-Pin PLCC		
SOURCE	4	1	7		
-V _{IN}	5	2	8		
V _{CC}	6	4	9		
OSC _{OUT}	7	5	10		
OSC _{IN}	8	6	11		
DISCHARGE	9	7	12		
V_{REF}	10	8	14		
SHUTDOWN	11	9	16		
RESET	12	10	17		
COMP	13	11	18		
FB	14	12	20		
BIAS	1	13	2		
+V _{IN}	2	14	3		
DRAIN	3	16	5		
NC		3, 15	1, 4, 6, 13, 15, 19		

VISHAY

DETAILED DESCRIPTION

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9105 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+V_{IN}$ will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} . This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is disabled when V_{CC} exceeds 9.3 V. If V_{CC} is not forced to exceed the 9.3-V threshold, then V_{CC} will be regulated to a nominal value of 9.3 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.7 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the preregulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the constant current source is always disabled.

BIAS

To properly set the bias for the Si9105, a 820-k Ω resistor should be tied from BIAS to -V_{IN}. This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally 7.5 μ A.

Reference Section

The reference section of the Si9105 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9105 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1\%$ of 4 V. This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, whose 1-k Ω dynamic output impedance enables it to be used

with feedback compensation (unlike transconductance amplifiers). A MOS differential input stage provides for low input current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Typical Characteristics graph of resistor value vs. frequency.) The DISCHARGE pin should be tied to -V_{IN} for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to a maximum of 50% by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN terminal. For a 5-V pulse amplitude and 0.5- μ s pulse width, typical values would be 100 pF in series with 3 k Ω to OSC IN.

SHUTDOWN and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.


Both pins have internal current source pull-ups and can be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN pin to provide variable shutdown time.

Output Switch

The output switch is a 7- Ω , 200-V lateral DMOS transistor. Like discrete MOSFETs, the switch contains an intrinsic bodydrain diode. However, the body contact in the Si9105 is connected internally to -V_{IN} and is independent of the SOURCE.

TABLE 1. Truth Table for the SHUTDOWN and RESET Pins

SHUTDOWN	RESET	Output
Н	Н	Normal Operation
Н	Z	Normal Operation (No Change)
L	Н	Off (Not Latched)
L	L	Off (Latched)
<u>.</u>	L	Off (Latched, No Change)





APPLICATIONS




FIGURE 5. CCITT Compatible ISDN Terminal Power Supply