

October 1987 Revised May 2002

# MM74C373 • MM74C374 3-STATE Octal D-Type Latch • 3-STATE Octal D-Type Flip-Flop

#### **General Description**

The MM74C373 and MM74C374 are integrated, complementary MOS (CMOS), 8-bit storage elements with 3-STATE outputs. These outputs have been specially designed to drive high capacitive loads, such as one might find when driving a bus, and to have a fan out of 1 when driving standard TTL. When a high logic level is applied to the OUTPUT DISABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM74C373 is an 8-bit latch. When LATCH ENABLE is high, the Q outputs will follow the D inputs. When LATCH ENABLE goes low, data at the D inputs, which meets the set-up and hold time requirements, will be retained at the outputs until LATCH ENABLE returns high again.

The MM74C374 is an 8-bit, D-type, positive-edge triggered flip-flop. Data at the D inputs, meeting the set-up and hold time requirements, is transferred to the Q outputs on positive-going transitions of the CLOCK input.

Both the MM74C373 and the MM74C374 are being assembled in 20-pin dual-in-line packages with 0.300" pin centers

#### **Features**

- Wide supply voltage range: 3V to 15V■ High noise immunity: 0.45 V<sub>CC</sub> (typ.)
- Low power consumption
- TTL compatibility:

Fan out of 1driving standard TTL

- Bus driving capability
- 3-STATE outputs
- Eight storage elements in one package
- Single CLOCK/LATCH ENABLE and OUTPUT DIS-ABLE control inputs
- 20-pin dual-in-line package with 0.300" centers takes half the board space of a 24-pin package

#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74C373M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74C373N N20A		20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C374M M20B		20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74C374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagrams**

# MM74C373

**Top View** 

#### MM74C374



**Top View** 

#### **Truth Tables**

#### MM74C373

Output Disable	ENABLE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q
Н	Х	Х	Hi-Z

L = LOW logic level H = HIGH logic level X = Irrelevant


#### MM74C374

Output Disable	Clock	D	Q
L	~	Н	Н
L	~	L	L
L	L	Х	Q
L	Н	X	Q
Н	Х	Х	Hi-Z


 <sup>∠ =</sup> LOW-to-HIGH logic level transition
 Q = Preexisting output level
 Hi-Z = High impedance output state

### **Block Diagrams**

#### MM74C373 (1 of 8 Latches)



#### MM74C374 (1 of 8 Flip-Flops)



#### Absolute Maximum Ratings(Note 1)

Voltage at Any Pin -0.3V to  $V_{CC} + 0.3V$ 

Operating Temperature Range (T<sub>A</sub>)

MM74C373  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  Storage Temperature Range (T<sub>S</sub>)  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

Power Dissipation

Dual-In-Line 700 mW Small Outline 500 mW

Absolute Maximum  $V_{CC}$ Lead Temperature  $(T_L)$ 

(Soldering, 10 seconds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

#### **DC Electrical Characteristics**

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS	•			•	
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 5V	3.5			V
		V <sub>CC</sub> = 10V	8.0			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5V			1.5	V
		V <sub>CC</sub> = 10V			2.0	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V$ , $I_O = -10 \mu A$	9.0			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5V$ , $I_{O} = 10 \mu A$			0.5	V
		$V_{CC} = 10V$ , $I_O = 10 \mu A$			1.0	V
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
loz	3-STATE Leakage Current	V <sub>CC</sub> = 15V, V <sub>O</sub> = 15V		0.005	1.0	
		$V_{CC} = 15V, V_{O} = 0V$	-1.0	-0.005		μΑ
Icc	Supply Current	V <sub>CC</sub> = 15V		0.05	300	μΑ
CMOS/LP	TTL INTERFACE	•			•	
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 4.75V			0.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75V, I_{O} = -360 \mu A$	V <sub>CC</sub> - 0.4			V
		$V_{CC} = 4.75V, I_{O} = -1.6 \text{ mA}$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 4.75V, I_{O} = 1.6 \text{ mA}$			0.4	V
OUTPUT I	ORIVE (Short Circuit Current)	·				
I <sub>SOURCE</sub>	Output Source Current	$V_{CC} = 5V$ , $V_{OUT} = 0V$	-12	-24		mA
		T <sub>A</sub> = 25°C (Note 2)				
I <sub>SOURCE</sub>	Output Source Current	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = 0V	-24	-48		mA
		T <sub>A</sub> = 25°C (Note 2)				
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 5V$ , $V_{OUT} = V_{CC}$	6	12		mA
	(N-Channel)	T <sub>A</sub> = 25°C (Note 2)				
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 10V$ , $V_{OUT} = V_{CC}$	24	48		mA
	(N-Channel)	T <sub>A</sub> = 25°C (Note 2)				

Note 2: These are peak output current capabilities. Continuous output current is rated at 12 mA max.

#### AC Electrical Characteristics (Note 3)

MM74C373,  $T_A = 25$  °C,  $C_L = 50$  pF,  $t_r = t_f = 20$  ns, unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay,	$V_{CC} = 5V, C_L = 50 pF$		165	330	
, , .	LATCH ENABLE to Output	$V_{CC} = 10V, C_L = 50 pF$		70	140	
		$V_{CC} = 5V, C_L = 150 pF$		195	390	ns
		$V_{CC} = 10V, C_L = 150 pF$		85	170	
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Data	LATCH ENABLE = V <sub>CC</sub>				
	In to Output	$V_{CC} = 5V, C_L = 50 pF$		155	310	
		$V_{CC} = 10V, C_L = 50 pF$		70	140	
		$V_{CC} = 5V, C_L = 150 pF$		185	370	ns
		$V_{CC} = 10V, C_L = 150 pF$		85	170	
t <sub>SET-UP</sub>	Minimum Set-Up Time Data In	t <sub>HOLD</sub> = 0 ns				
	to CLOCK/LATCH ENABLE	$V_{CC} = 5V$		70	140	
		V <sub>CC</sub> = 10V		35	70	ns
f <sub>MAX</sub>	Maximum LATCH ENABLE	V <sub>CC</sub> = 5V	3.5	6.7		
	Frequency	$V_{CC} = 10V$	4.5	9.0		MHz
t <sub>PWH</sub>	Minimum LATCH ENABLE	V <sub>CC</sub> 5V		75	150	
	Pulse Width	V <sub>CC</sub> = 10V		55	110	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum LATCH ENABLE	V <sub>CC</sub> = 5V		NA		μs
	Rise and Fall Time	V <sub>CC</sub> = 10V		NA		
t <sub>1H</sub> , t <sub>0H</sub>	Propagation Delay OUTPUT	$R_L = 10k, C_L = 5 pF$				
	DISABLE to High Impedance	$V_{CC} = 5V$		105	210	ns
	State (from a Logic Level)	V <sub>CC</sub> = 10V		60	120	115
t <sub>H1</sub> , t <sub>H0</sub>	Propagation Delay OUTPUT	$R_L = 10k, C_L = 50 pF$				
	DISABLE to Logic Level	$V_{CC} = 5V$		105	210	ns
	(from High Impedance State)	V <sub>CC</sub> = 10V		45	90	
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{CC} = 5V, C_L = 50 pF$		65	130	
		$V_{CC} = 10V, C_L = 50 pF$		35	70	ns
		$V_{CC} = 5V, C_L = 150 pF$		110	220	115
		$V_{CC} = 10V, C_L = 150 pF$		70	140	
C <sub>LE</sub>	Input Capacitance	LE Input (Note 4)		7.5	10	pF
C <sub>OD</sub>	Input Capacitance	OUTPUT DISABLE		7.5	10	pF
		Input (Note 4)				
C <sub>IN</sub>	Input Capacitance	Any Other Input (Note 4)		5	7.5	pF
C <sub>OUT</sub>	Output Capacitance	High Impedance		10	15	pF
		State (Note 4)				<u> </u>
C <sub>PD</sub>	Power Dissipation Capacitance	Per Package (Note 5)		200		pF

Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: Capacitance is guaranteed by periodic testing.

Note 5: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note

#### AC Electrical Characteristics (Note 6)

MM74C374,  $T_A = 25^{\circ}C$ ,  $C_L = 50$  pF,  $t_f = t_f = 20$  ns, unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay,	$V_{CC} = 5V, C_L = 50 pF$		150	300	
	CLOCK to Output	$V_{CC} = 10V, C_L = 50 pF$		65	130	
		$V_{CC} = 5V, C_L = 150 pF$		180	360	ns
		$V_{CC} = 10V, C_L = 150 pF$		80	160	
t <sub>SET-UP</sub>	Minimum Set-Up Time Data In	t <sub>HOLD</sub> = 0 ns				
	to CLOCK/LATCH ENABLE	$V_{CC} = 5V$		70	140	no
		$V_{CC} = 10V$		35	70	ns
t <sub>PWH</sub> , t <sub>PWL</sub>	Minimum CLOCK Pulse Width	V <sub>CC</sub> = 5V		70	140	
		$V_{CC} = 10V$		50	100	ns
f <sub>MAX</sub>	Maximum CLOCK Frequency	V <sub>CC</sub> = 5V	3.5	7.0		MU-
		$V_{CC} = 10V$	5	10		MHz
t <sub>1H</sub> , t <sub>0H</sub>	Propagation Delay OUTPUT	$R_L = 10k, C_L = 50 pF$				
	DISABLE to High Impedance	$V_{CC} = 5V$		105	210	ns
	State (from a Logic Level)	$V_{CC} = 10V$		60	120	
t <sub>H1</sub> , t <sub>H0</sub>	Propagation Delay OUTPUT	$R_L = 10k, C_L = 50 pF$				
	DISABLE to Logic Level	$V_{CC} = 5V$		105	210	200
	(from High Impedance State)	$V_{CC} = 10V$		45	90	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{CC} = 5V, C_L = 50 pF$		65	130	
		$V_{CC} = 10V, C_L = 50 pF$		35	70	
		$V_{CC} = 5V, C_L = 150 pF$		110	220	ns
		$V_{CC} = 10V, C_L = 150 pF$		70	140	
t <sub>r</sub> , t <sub>f</sub>	Maximum CLOCK Rise	V <sub>CC</sub> = 5V	15	>2000		
	and Fall Time	$V_{CC} = 10V$	5	>2000		μs
C <sub>CLK</sub>	Input Capacitance	CLOCK Input (Note 7)		7.5	10	pF
C <sub>OD</sub>	Input Capacitance	OUTPUT DISABLE		7.5	10	pF
		Input (Note 7)				
C <sub>IN</sub>	Input Capacitance	Any Other Input (Note 7)		5	7.5	pF
C <sub>OUT</sub>	Output Capacitance	High Impedance		10	15	pF
		State (Note 7)				
C <sub>PD</sub>	Power Dissipation Capacitance	Per Package (Note 8)		250		pF


Note 6: AC Parameters are guaranteed by DC correlated testing.

Note 7: Capacitance is guaranteed by periodic testing.


Note 8: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note AN-90

#### **Typical Performance Characteristics**


# MM74C373 Propagation Delay, LATCH ENABLE to Output vs Load Capacitance




MM74C373 Propagation Delay, Data In to Output vs Load Capacitance



MM74C373
Propagation Delay, CLOCK to Output
vs Load Capacitance




#### MM74C373, MM74C374 Change in Propagation Delay per pF of Load Capacitance (∆t<sub>PD</sub>/pF) vs Power Supply Voltage




V<sub>CC</sub> - POWER SUPPLY VOLTAGE (V)

## MM74C373, MM74C374 Output Sink Current vs $V_{OUT}$




# MM74C373, MM74C374 Source Current vs $V_{CC} - V_{OUT}$




 $v_{CC} - v_{OUT}$  (v)

#### **Typical Applications**


#### **Data Bus Interfacing Element**




Simple, Latching, Octal, LED Indicator Driver with Blanking for Use as Data Display, Bus Monitor,  $\mu P$  Front Panel Display, Etc.





#### **3-STATE Test Circuits and Switching Time Waveforms**























20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com