## 8-bit Proprietary Microcontroller

CMOS

## F²MC-8L MB89620R Series

## MB89623R/625R/P625/W625/626R/627R/P627/W627/T627R MB89PV620

## ■ DESCRIPTION

The MB89620R series has been developed as a general-purpose version of the $F^{2} M^{*} *-8 L$ family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to the $\mathrm{F}^{2} \mathrm{MC}-8 \mathrm{~L}$ CPU core which can operate at low voltage but at high speed, the microcontrollers contain a variety of peripheral functions such as timers, serial interfaces, an A/D converter, and an external interrupt.

The MB89620R series is applicable to a wide range of applications from consumer products to industrial equipment, including portable devices.
*: F²MC stands for FUJITSU Flexible Microcontroller.

## - FEATURES

- Various package options Three types of QFP packages ( $1 \mathrm{~mm}, 0.65 \mathrm{~mm}$, or 0.5 mm lead pitch) SDIP packages
- High-speed processing at low voltage Minimum execution time: $0.4 \mu \mathrm{~s} / 3.5 \mathrm{~V}, 0.8 \mu \mathrm{~s} / 2.7 \mathrm{~V}$
- $F^{2}$ MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions
16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

- Four types of timers

8 -bit PWM timer (also usable as a reload timer)
8 -bit pulse width count timer (Continuous measurement capable, applicable to remote control, etc.)
16-bit timer/counter
20-bit timebase timer

- Two serial interfaces

Switchable transfer direction allows communication with various equipment.

- 8-bit A/D converter

Sense mode function enabling comparison at $5 \mu \mathrm{~s}$
Activation by an external input capable
(Continued)

- External interrupt: 4 channels

Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).

- Low-power consumption modes

Stop mode (Oscillation stops to minimize the current cunsumption.)
Sleep mode (The CPU stops to reduce the current consumption to approx. $1 / 3$ of normal.)

- Bus interface functions Including hold and ready functions


## PACKAGE

64-pin Plastic SH-DIP 64-pin Plastic LQFP

## PRODUCT LINEUP

| Part number | MB89623R | MB89625R | MB89626R | MB89627R | MB89T627R | $\begin{aligned} & \text { MB89P625 } \\ & \text { MB89W625 } \end{aligned}$ | $\begin{aligned} & \text { MB89P627 } \\ & \text { MB89W627 } \end{aligned}$ | MB89PV620 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Classification | Mass production products (mask ROM products) |  |  |  | External ROM products | One-time PROM products/EPROM products |  | Piggyback evaluation product for evaluation and development |
| ROM size | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internal mask ROM) | $24 \mathrm{~K} \times 8$ bits (internal mask ROM) | $32 \mathrm{~K} \times 8$ bits (internal mask ROM) | External ROM | $16 \mathrm{~K} \times 8$ bits (internal PROM, programmable with generalpurpose EPROM programmer) | $32 \mathrm{~K} \times 8$ bits (internal PROM, <br> programmable with generalpurpose EPROM programmer) | $32 \mathrm{~K} \times 8$ bits (extemal ROM) |
| RAM size | $256 \times 8$ bits | $512 \times 8$ bits | $768 \times 8$ bits | $1 \mathrm{~K} \times 8$ bits | $1 \mathrm{~K} \times 8$ bits | $512 \times 8$ bits | $1 \mathrm{~K} \times 8$ bits | $1 \mathrm{~K} \times 8$ bits |
| CPU functions | Number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.4 \mu \mathrm{~s} / 10 \mathrm{MHz}$ <br> Interrupt processing time: $3.6 \mu \mathrm{~s} / 10 \mathrm{MHz}$ |  |  |  |  |  |  |  |
| Ports | Input ports: 5 (4 ports also serve as peripherals.) <br> Output ports (N-ch open-drain): 8 (All also serve as peripherals.) <br> I/O ports (N-ch open-drain) 8 (4 ports also serve as peripherals.) <br> Output ports (CMOS): 8 (All also serve as bus control pins.) <br> I/O ports (CMOS): 24 (All also serve as bus pins or peripherals.) <br> Total: 53 |  |  |  |  |  |  |  |
| 8-bit PWM timer | 8-bit reload timer operation (toggled output capable, operating clock cycle: $0.4 \mu \mathrm{~s}$ to 3.3 ms ) 8-bit resolution PWM operation (conversion cycle: $102 \mu \mathrm{~s}$ to 839 ms ) |  |  |  |  |  |  |  |
| 8-bit pulse width count timer | 8 -bit timer operation (overflow output capable, operating clock cycle: 0.4 to $12.8 \mu \mathrm{~s}$ ) 8 -bit reload timer operation (toggled output capable, operating clock cycle: 0.4 to $12.8 \mu \mathrm{~s}$ ) 8 -bit pulse width measurement operation (Continuous measurement " H " pulse width/"L" pulse width/from $\uparrow$ to $\uparrow$ /from $\downarrow$ to $\downarrow$ capable) |  |  |  |  |  |  |  |
| 16-bit timer/ counter | 16-bit timer operation (operating clock cycle: $0.4 \mu \mathrm{~s}$ ) 16-bit event counter operation (Rising/falling/both edges selectable) |  |  |  |  |  |  |  |
| 8-bit serial I/ <br> 0 1, <br> 8-bit serial I/ <br> 02 | 8 bitsLSB first/MSB first selectableOne clock selectable from four transfer clocks(one external shift clock, three internal shift clocks: $0.8 \mu \mathrm{~s}, 3.2 \mu \mathrm{~s}, 12.8 \mu \mathrm{~s}$ ) |  |  |  |  |  |  |  |
| 8-bit A/D converter | 8-bit resolution $\times 8$ channels <br> A/D conversion mode (conversion time: $18 \mu \mathrm{~s}$ ) <br> Sense mode (conversion time: $5 \mu \mathrm{~s}$ ) <br> Continuous activation by an external activation or an internal timer capable Reference voltage input |  |  |  |  |  |  |  |

(Continued)

| Part number | MB89623R | MB89625R | MB89626R | MB89627R | MB89T627R | $\begin{aligned} & \text { MB89P625 } \\ & \text { MB89W625 } \end{aligned}$ | MB89P627 MB89W627 | MB89PV620 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External interrupt | 4 independent channels (edge selection, interrupt vector, source flag) <br> Rising edge/falling edge selectable <br> Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.) |  |  |  |  |  |  |  |
| Standby modes | Sleep mode, stop mode |  |  |  |  |  |  |  |
| Process | CMOS |  |  |  |  |  |  |  |
| Operating voltage* | 2.2 V to 6.0 V |  |  |  | 2.7 V to 6.0 V |  |  |  |
| EPROM for use | MBM27C256A-20TV MBM27C256A-20CZ |  |  |  |  |  |  |  |

*: Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

- PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89623R <br> MB89625R | MB89626R <br> MB89627R <br> MB89T627R <br> MB89P625 | MB89P627 | MB89W625 <br> MB89W627 | MB89PV620 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIP-64P-M01 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ |
| FPT-64P-M03 | $\bigcirc$ | $\times^{*}$ | $\times^{*}$ | $\times^{*}$ | $\times^{*}$ |
| FPT-64P-M06 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ |
| FPT-64P-M09 | $\bigcirc$ | $\bigcirc$ | $\times^{*}$ | $\times^{*}$ | $\times^{*}$ |
| DIP-64C-A06 | $\times$ | $\times$ | $\times$ | $\bigcirc$ | $\times$ |
| MQP-64C-P01 | $\times$ | $\times$ | $\times$ | $\times$ | $\bigcirc$ |
| MDP-64C-P02 | $\times$ | $\times$ | $\times$ | $\times$ | $\bigcirc$ |

$\bigcirc$ : Available $\quad x$ : Not available
*: Lead pitch converter sockets (manufacturer: Sun Hayato Co., Ltd.) are available. 64SD-64QF2-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M03 64SD-64SQF-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M09 Inquiry: Sun Hayato Co., Ltd. : TEL (81)-3-3986-0403

FAX (81)-3-5396-9106
Note: For more information about each package, see section " $\square$ Package Dimensions."

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89623R, the upper half of the register bank cannot be used.
- On the MB89P627, the program area starts from address 8007н but on the MB89PV620 and MB89627R starts from 8000н.
(On the MB89P627, addresses 8000н to 8006н comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV620 and MB89627R, addresses 8000н to 8006н could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P627.)
- The stack area, etc., is set at the upper limit of the RAM.
- The external area is used.


## 2. Current Consumption

- In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.
However, the current consumption in sleep/stop modes is the same. (For more information, see section
"■ Electrical Characteristics".)


## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.
Before using options check section "■ Mask Options."
Take particular care on the following points:

- A pull-up resistor cannot be set for P40 to P47 on the MB89P625, MB89W625, MB89P627, and MB89W627.
- A pull-up resistor is not selectable for P50 to P57 when the A/D converter is used.
- Options are fixed on the MB89PV620.


## MB89620R Series

## 4. Differences between the MB89620 and MB89620R Series

- Memory access area

Memory access area of the following products is the same; both the MB89625 and MB89625R, and both the MB89627 and MB89627R.

The access area of the MB89623 and MB89626 is different from that of the MB89623R and MB89626R respectively when using in external bus mode. See below.

| Address | Memory area |  |
| :---: | :---: | :---: |
|  | MB89623 | MB89623R |
| 0000н to 007F | I/O area | I/O area |
| 0080н to 017F ${ }_{\text {H }}$ | RAM area | RAM area |
| 0180н to 027F | External area | Access prohibited |
| 0280н to BFFFH |  | External area |
| C000н to DFFF\% |  | Access prohibited |
| E000 to FFFFF $^{\text {¢ }}$ | ROM area | ROM area |


| Address | Memory area |  |
| :---: | :---: | :---: |
|  | MB89626 | MB89626R |
| 0000н to 007F | I/O area | I/O area |
| 0080н to 037 $\mathrm{F}_{\text {н }}$ | RAM area | RAM area |
| 0380н to 047F | External area | Access prohibited |
| 0480 to $^{\text {7FFF }}$ |  | External area |
| 8000 to 9FFF ${ }_{\text {¢ }}$ |  | Access prohibited |
| $\mathrm{A}^{0000}$ н to $\mathrm{FFFF}_{\text {H }}$ | ROM area | ROM area |

- Other specifications

Both the MB89620R and MB89620 series is the same.

- Electrical specifications/electrical characteristics

Electrical specifications of the MB89620R series are the same with that of the MB89620 series.

## CORRESPONDENCE BETWEEN THE MB89620 AND MB89620R SERIES

- The MB89620R series is the reduction version of the MB89620 series.
- The MB89620 and MB89620R series consist of the following products:

| MB89620 series | MB89623 | MB89625 | MB89626 | MB896267 | MB89P625 | MB89P627 | MB89PV620 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MB89620R series | MB89623R | MB89625R | MB89626R |  |  |  |


| MB89620 series | MB89W625 | MB89W627 | MB89T627R |
| :--- | :--- | :--- | :--- |
| MB89620R series |  |  |  |



(FPT-64P-M03)
(FPT-64P-M09)


- Pin assignment on package top (MB89PV620 only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 65 | N.C. | 73 | A2 | 81 | N.C. | 89 | $\overline{\mathrm{OE}}$ |
| 66 | VPP | 74 | A1 | 82 | O4 | 90 | N.C. |
| 67 | A12 | 75 | A0 | 83 | O5 | 91 | A11 |
| 68 | A7 | 76 | N.C. | 84 | O6 | 92 | A9 |
| 69 | A6 | 77 | O1 | 85 | O7 | 93 | A8 |
| 70 | A5 | 78 | O2 | 86 | O8 | 94 | A13 |
| 71 | A4 | 79 | O3 | 87 | $\overline{\mathrm{CE}}$ | 95 | A14 |
| 72 | A3 | 80 | Vss | 88 | A10 | 96 | Vcc |

N.C.: Internally connected. Do not use.

## PIN DESCRIPTION

| Pin no. |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SH-DIP*1 } \\ & \text { MDIP }^{* 2} \end{aligned}$ | $\begin{aligned} & \text { QFP1 } 1^{* 3} \\ & \text { MQFP }^{44} \end{aligned}$ | $\begin{aligned} & \text { LQFP }^{+5} \\ & \text { QFP2 }^{* 6} \end{aligned}$ |  |  |  |
| 30 | 23 | 22 | X0 | A | Crystal oscillator pins |
| 31 | 24 | 23 | X1 |  |  |
| 28 | 21 | 20 | MOD0 | B | Operating mode selection pins Connect directly to Vcc or $\mathrm{V}_{\text {ss }}$. |
| 29 | 22 | 21 | MOD1 |  |  |
| 27 | 20 | 19 | $\overline{\mathrm{RST}}$ | C | Reset I/O pin <br> This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. " L " is output from this pin by an internal reset source. The internal circuit is initialized by the input of " L ". |
| 56 to 49 | 49 to 42 | 48 to 41 | $\begin{aligned} & \text { P00/AD0 to } \\ & \text { P07/AD7 } \end{aligned}$ | D | General-purpose I/O ports When an external bus is used, these ports function as multiplex pins of lower address output and data I/O. |
| 48 to 41 | 41 to 34 | 40 to 33 | $\begin{aligned} & \text { P10/A08 to } \\ & \text { P17/A15 } \end{aligned}$ | D | General-purpose I/O ports When an external bus is used, these ports function as upper address output. |
| 40 | 33 | 32 | P20/BUFC | F | General-purpose output-only port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR. |
| 39 | 32 | 31 | P21/HAK | F | General-purpose output-only port When an external bus is used, this port can also be used as a hold acknowledge output by setting the BCTR. |
| 38 | 31 | 30 | P22/HRQ | D | General-purpose output-only port When an external bus is used, this port can also be used as a hold request input by setting the BCTR. |
| 37 | 30 | 29 | P23/RDY | D | General-purpose output-only port When an external bus is used, this port functions as a ready input. |
| 36 | 29 | 28 | P24/CLK | F | General-purpose output-only port When an external bus is used, this port functions as a clock output. |
| 35 | 28 | 27 | $\mathrm{P} 25 / \overline{\mathrm{WR}}$ | F | General-purpose output-only port When an external bus is used, this port functions as a write signal output. |
| 34 | 27 | 26 | P26/RD | F | General-purpose output-only port When an external bus is used, this port functions as a read signal output. |
| 33 | 26 | 25 | P27/ALE | F | General-purpose output-only port When an external bus is used, this port functions as an address latch signal output. |

(Continued)
*1: DIP-64P-M01, DIP-64C-A06
*2: MDP-64C-P02
*4: MQP-64C-P01
*5: FPT-64P-M03
*3: FPT-64P-M06
*6: FPT-64P-M09
(Continued)

| Pin no. |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SH-DIP"1 } \\ & \text { MDIP*2 } \end{aligned}$ | $\begin{aligned} & \text { QFP1 }^{3 / 3} \\ & \text { MQFP }^{44} \end{aligned}$ | $\begin{aligned} & \text { LQFP }^{+5} \\ & \text { QFP2 }{ }^{66} \end{aligned}$ |  |  |  |
| 58 | 51 | 50 | P30/ADST | E | General-purpose I/O port Also serves as an A/D converter external activation. This port is a hysteresis input type. |
| 59 | 52 | 51 | P31/SCK1 | E | General-purpose I/O port <br> Also serves as the clock I/O for the 8-bit serial I/O 1. <br> This port is a hysteresis input type. |
| 60 | 53 | 52 | P32/SO1 | E | General-purpose I/O port <br> Also serves as the data output for the 8 -bit serial I/O 1. <br> This port is a hysteresis input type. |
| 61 | 54 | 53 | P33/SI1 | E | General-purpose I/O port <br> Also serves as the data input for the 8-bit serial I/O 1. <br> This port is a hysteresis input type. |
| 62 | 55 | 54 | P34/EC | E | General-purpose I/O port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type. |
| 63 | 56 | 55 | P35/PWC | E | General-purpose I/O port Also serves as the measured pulse input for the 8-bit pulse width count timer. This port is a hysteresis input type. |
| 1 | 58 | 57 | P36/WTO | E | General-purpose I/O port Also serves as the toggle output for the 8 -bit pulse width count timer. This port is a hysteresis input type. |
| 2 | 59 | 58 | P37/PTO | E | General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer. This port is a hysteresis input type. |
| 3 to 6 | 60 to 63 | 59 to 62 | P40 to P43 | G | N-ch open-drain I/O ports These ports are a hysteresis input type. |
| 7 | 64 | 63 | P44/BZ | G | N-ch open-drain I/O port Also serves as a buzzer output. This port is a hysteresis input type. |
| 8 | 1 | 64 | P45/SCK2 | G | N-ch open-drain I/O port <br> Also serves as the clock I/O for the 8-bit serial I/O 2. This port is a hysteresis input type. |
| 9 | 2 | 1 | P46/SO2 | G | N-ch open-drain I/O port Also serves as the data output for the 8-bit serial I/O 2. This port is a hysteresis input type. |
| 10 | 3 | 2 | P47/SI2 | G | N-ch open-drain I/O port <br> Also serves as the data input for the 8-bit serial I/O 2. <br> This port is a hysteresis input type. |

(Continued)
*1: DIP-64P-M01, DIP-64C-A06
*4: MQP-64C-P01
*2: MDP-64C-P02
*3: FPT-64P-M06
*5: FPT-64P-M03
*6: FPT-64P-M09
(Continued)

| Pin no. |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SH-DIP*11 } \\ & \text { MDIP }^{2+1} \end{aligned}$ | $\begin{aligned} & \text { QFP1*3 } \\ & \text { MQFP }^{4} \end{aligned}$ | $\begin{aligned} & \text { LQFP }{ }^{* 5} \\ & \text { QFP2 }^{6} \end{aligned}$ |  |  |  |
| 11 to 18 | 4 to 11 | 3 to 10 | P50/AN0 to P57/AN7 | H | N-ch open-drain output-only ports Also serve as the analog input for the $A / D$ converter. |
| 22 to 25 | 15 to 18 | 14 to 17 | P60/INT0 to P63/INT3 | I | General-purpose input-only ports Also serve as an external interrupt input. These ports are a hysteresis input type. |
| 26 | 19 | 18 | P64 | I | General-purpose input-only port This port is a hysteresis input type. |
| 64 | 57 | 56 | V cc | - | Power supply pin |
| $\begin{aligned} & 32, \\ & 57 \end{aligned}$ | $\begin{aligned} & 25, \\ & 50 \end{aligned}$ | $\begin{aligned} & 24, \\ & 49 \end{aligned}$ | Vss | - | Power supply (GND) pins |
| 19 | 12 | 11 | AV ${ }_{\text {cc }}$ | - | A/D converter power supply pin |
| 20 | 13 | 12 | AVR | - | A/D converter reference voltage input pin |
| 21 | 14 | 13 | AVss | - | A/D converter power supply (GND) pin Use this pin at the same voltage as $\mathrm{V}_{\text {ss }}$ |

*1: DIP-64P-M01, DIP-64C-A06
*4: MQP-64C-P01
*2: MDP-64C-P02
*5: FPT-64P-M03
*3: FPT-64P-M06
*6: FPT-64P-M09

- External EPROM pins (MB89PV620 only)

| Pin no. |  | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: | :---: |
| MDIP* ${ }^{1}$ | MQFP ${ }^{2}$ |  |  |  |
| 65 | 66 | $V_{\text {PP }}$ | 0 | "H" level output pin |
| $\begin{aligned} & 66 \\ & 67 \\ & 68 \\ & 69 \\ & 70 \\ & 71 \\ & 72 \\ & 73 \\ & 74 \end{aligned}$ | 67 68 69 70 71 72 73 74 75 | A12 <br> A7 <br> A6 <br> A5 <br> A4 <br> A3 <br> A2 <br> A1 <br> A0 | 0 | Address output pins |
| $\begin{aligned} & 75 \\ & 76 \\ & 77 \end{aligned}$ | $\begin{aligned} & 77 \\ & 78 \\ & 79 \end{aligned}$ | $\begin{aligned} & \mathrm{O} 1 \\ & \mathrm{O} 2 \\ & \mathrm{O} 3 \end{aligned}$ | 1 | Data input pins |
| 78 | 80 | Vss | 0 | Power supply (GND) pin |
| $\begin{aligned} & 79 \\ & 80 \\ & 81 \\ & 82 \\ & 83 \end{aligned}$ | $\begin{aligned} & 82 \\ & 83 \\ & 84 \\ & 85 \\ & 86 \end{aligned}$ | $\begin{aligned} & \mathrm{O} 4 \\ & 05 \\ & 06 \\ & 07 \\ & 07 \end{aligned}$ | I | Data input pins |
| 84 | 87 | $\overline{\mathrm{CE}}$ | 0 | ROM chip enable pin Outputs "H" during standby. |
| 85 | 88 | A10 | 0 | Address output pin |
| 86 | 89 | $\overline{\mathrm{OE}}$ | 0 | ROM output enable pin Outputs "L" at all times. |
| $\begin{aligned} & 87 \\ & 88 \\ & 89 \end{aligned}$ | $\begin{aligned} & 91 \\ & 92 \\ & 93 \end{aligned}$ | $\begin{aligned} & \text { A11 } \\ & \text { A9 } \\ & \text { A8 } \end{aligned}$ | 0 | Address output pins |
| 90 | 94 | A13 | 0 |  |
| 91 | 95 | A14 | 0 |  |
| 92 | 96 | Vcc | 0 | EPROM power supply pin |
| - | $\begin{aligned} & 65 \\ & 76 \\ & 81 \\ & 90 \end{aligned}$ | N.C. | - | Internally connected pins Be sure to leave them open. |

*1: MDP-64C-P02
*2: MQP-64C-P01

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5.0 \mathrm{~V}$ |
| B | $\square \longrightarrow$ |  |
| C |  | - At an output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Hysteresis input |
| D |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor optional (except P22 and P23) |
| E |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor optional |
| F |  | - CMOS output |

## MB89620R Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G | ——— | - N-ch open-drain output <br> - Hysteresis input <br> - Pull-up resistor optional (MB89623R, MB89625R, MB89626R, and MB89627R only) |
| H |  | - N-ch open-drain output <br> - Analog input <br> - Pull-up resistor optional |
| I |  | - Hysteresis input <br> - Pull-up resistor optional |

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $V_{c c}$ or lower than $\mathrm{V}_{\text {ss }}$ is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on " 1 . Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply ( $V_{c c}$ ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $\mathrm{AV} \mathrm{Cc}=\mathrm{DAVC}=\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{AV} \mathrm{ss}=\mathrm{AVR}=\mathrm{V}_{\mathrm{ss}}$ even if the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters are not in use .

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although $V$ cc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that $\mathrm{V}_{\mathrm{cc}}$ ripple fluctuations (P-P value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

## PROGRAMMING TOTHE EPROM ON THE MB89P625

The MB89P625 is an OTPROM version of the MB89620R series.

## 1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in each mode such as 16-Kbyte PROM, option area is diagrammed below.
Address

## 3. Programming to the EPROM

In EPROM mode, the MB89P625 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating ROM area for a single chip is 16 Kbytes (C000н to FFFFH) the PROM can be programmed as follows:

## - Programming procedure

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 4000н to 7 FFFF (note that addresses C000н $_{\text {н }}$ to $\operatorname{FFFF}$ н while operating as a single chip assign to 4000 н to 7 FFF н in EPROM mode).
Load option data into addresses 3FF0н to 3FF5н of the EPROM programmer. (For information about each corresponding option, see "4. Setting OTPROM Options.")
(3) Program to 3FFOн to 7FFFн with the EPROM programmer.

## 4. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map.

The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map (MB89P625)

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3FFOH | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Reset pin output 1:Yes 0 : No | Oscillation stabilizatio ntime <br> 1: Crystal <br> 0: Ceramic | Power-on reset <br> 1:Yes <br> 0 : No |
| 3FF1н | P07 <br> Pull-up <br> 1: No <br> 0:Yes | $\begin{aligned} & \hline \text { P06 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0:Yes } \end{aligned}$ | P05 Pull-up 1: No 0:Yes | P04 Pull-up 1: No 0:Yes | $\begin{array}{\|l\|} \hline \text { P03 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0:Yes } \end{array}$ | $\begin{aligned} & \hline \text { P02 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | P01 Pull-up 1: No 0:Yes | P00 <br> Pull-up <br> 1: No <br> 0 :Yes |
| 3FF2н | P17 <br> Pull-up <br> 1: No <br> 0:Yes | P16 <br> Pull-up <br> 1: No <br> 0 :Yes | P15 <br> Pull-up <br> 1: No <br> 0 :Yes | P14 Pull-up 1: No 0:Yes | P13 Pull-up 1: No 0 :Yes | P12 Pull-up 1: No 0:Yes | P11 <br> Pull-up <br> 1: No <br> 0:Yes | P10 Pull-up 1: No 0:Yes |
| 3FF3н | P37 <br> Pull-up <br> 1: No <br> 0:Yes | P36 <br> Pull-up <br> 1: No <br> 0:Yes | P35 <br> Pull-up <br> 1: No <br> $0: Y e s$ | P34 Pull-up 1: No 0 :Yes | P33 <br> Pull-up <br> 1: No <br> 0:Yes | P32 Pull-up 1: No 0 : Yes | P31 Pull-up <br> 1: No <br> 0:Yes | P30 <br> Pull-up <br> 1: No <br> 0:Yes |
| 3FF4 | P57 <br> Pull-up <br> 1: No <br> 0:Yes | P56 <br> Pull-up <br> 1: No <br> 0:Yes | P55 <br> Pull-up <br> 1: No <br> 0:Yes | P54 <br> Pull-up <br> 1: No <br> 0:Yes | P53 <br> Pull-up <br> 1: No <br> 0:Yes | P52 Pull-up 1: No 0 :Yes | P51 <br> Pull-up <br> 1: No <br> 0:Yes | P50 <br> Pull-up <br> 1: No <br> 0:Yes |
| 3FF5H | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | P64 Pull-up <br> 1: No 0 :Yes | P63 <br> Pull-up <br> 1: No <br> 0:Yes | P62 <br> Pull-up <br> 1: No <br> 0 : Yes | P61 Pull-up <br> 1: No <br> 0:Yes | P60 <br> Pull-up <br> 1: No <br> 0:Yes |

Note: Each bit is set to ' 1 ' as the initialized value, therefore the pull-up option is not selected.

## PROGRAMMING TOTHE EPROM ON THE MB89P627

The MB89P627 is an OTPROM version of the MB89620R series.

## 1. Features

-32-Kbyte PROM on chip

- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in each mode such as 32 -Kbyte PROM, option area is diagrammed below.
Address

## 3. Programming to the EPROM

In EPROM mode, the MB89P627 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating ROM area for a single chip is 32 Kbytes (8007н to FFFFH) the PROM can be programmed as follows:

## - Programming procedure

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0007н to 7 FFFH (note that addresses 8007 H to $\mathrm{FFFF}_{\mathrm{H}}$ while operating as a single chip assign to 0007н to 7FFFн in EPROM mode).
Load option data into addresses 0000н to 0006н of the EPROM programmer. (For information about each corresponding option, see "4. Setting OTPROM Options.")
(3) Program to 0000 to 7 7FFF with the EPROM programmer.

## MB89620R Series

## 4. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map.

The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map (MB89P627)

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000H | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Reset pin output <br> 1:Yes <br> 0 : No | Oscillation stabilizatio ntime <br> 1: Crystal <br> 0: Ceramic | Power-on reset <br> 1:Yes <br> 0 : No |
| 0001H | P07 <br> Pull-up <br> 1: No <br> 0:Yes | P06 Pull-up 1: No 0:Yes | P05 <br> Pull-up <br> 1: No <br> 0:Yes | P04 Pull-up 1: No 0:Yes | P03 <br> Pull-up <br> 1: No <br> 0:Yes | $\begin{aligned} & \text { P02 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P01 Pull-up 1: No 0 :Yes | P00 Pull-up 1: No $0: Y e s$ |
| 0002н | P17 <br> Pull-up <br> 1: No <br> 0:Yes | P16 <br> Pull-up <br> 1: No <br> 0: Yes | P15 <br> Pull-up <br> 1: No <br> 0:Yes | P14 <br> Pull-up <br> 1: No <br> 0 :Yes | P13 <br> Pull-up <br> 1: No <br> 0: Yes | P12 <br> Pull-up <br> 1: No <br> 0 :Yes | P11 <br> Pull-up <br> 1: No <br> 0:Yes | P10 Pull-up 1: No 0:Yes |
| 0003H | P37 <br> Pull-up <br> 1: No <br> 0:Yes | P36 Pull-up <br> 1: No <br> 0:Yes | P35 <br> Pull-up <br> 1: No <br> 0:Yes | P34 <br> Pull-up <br> 1: No <br> 0 :Yes | P33 <br> Pull-up <br> 1: No <br> 0:Yes | P32 <br> Pull-up <br> 1: No <br> 0 :Yes | P31 <br> Pull-up <br> 1: No <br> 0:Yes | P30 Pull-up 1: No 0:Yes |
| 0004н | P57 <br> Pull-up <br> 1: No <br> 0:Yes | P56 <br> Pull-up <br> 1: No <br> 0:Yes | P55 <br> Pull-up <br> 1: No <br> 0:Yes | P54 <br> Pull-up <br> 1: No <br> 0 :Yes | P53 <br> Pull-up <br> 1: No <br> 0:Yes | P52 <br> Pull-up <br> 1: No <br> 0 :Yes | P51 <br> Pull-up <br> 1: No <br> 0:Yes | P50 Pull-up 1: No 0:Yes |
| 0005н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | P64 Pull-up 1: No 0 :Yes | P63 Pull-up <br> 1: No 0:Yes | P62 <br> Pull-up <br> 1: No <br> 0 :Yes | P61 Pull-up <br> 1: No 0:Yes | P60 Pull-up <br> 1: No 0:Yes |
| 0006н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable |

Note: Each bit is set to ' 1 ' as the initialized value, therefore the pull-up option is not selected.

## HANDLING THE MB89P625/P627

## 1. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 2. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## 3. Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W -seconds $/ \mathrm{cm}^{2}$ is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms ( $\AA$ )) with intensity of $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than $4000 \AA \AA$. Although erasure time will be much longer than with UV source at $2537 \AA \AA$, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.
4. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

| Part number | Package | Compatible socket adapter Sun Hayato Co., Ltd. | Recommended programmer manufacturer and programmer name |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Minato Electronics Inc. |  | Data I/O Co., Ltd. |  |  | Advantest Corp. |
|  |  |  | 1890A | 1891 | UNISITE | 3900 | 2900 | R4945A |
| MB89P625P-SH | SH-DIP-64 | ROM-64SD-28DP-8L | Recommended |  | Recommended |  | - | Recommended |
| MB89P625PF | QFP-64 | ROM-64QF-28DP-8L | Recommended* |  | Recommended |  |  | Recommended |
| MB89P625PFM | QFP-64 | ROM-64QF2-28DP-8L | Recommended* |  | Recommended |  |  | Recommended |

[^0]
## PROGRAMMING TO THE EPROM PIGGYBACK/EVALUATION DEVICE

## 1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number |
| :---: | :---: |
| LCC-32 (Rectangle) | ROM-32LC-28DP-YG |

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106

## 3. Memory Space

Memory space in 32-Kbyte PROM is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0006н to 7FFFн.
(3) Program to 0000 to 7 FFFн with the EPROM programmer.

## BLOCK DIAGRAM



## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89620R series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89620R series is structured as illustrated below.

## - Memory Space


*1: The ROM area is an external area depending on the mode.
*2: Since addresses 8000н to 8005н for the MB89P627 and MB89W627 comprise an option area, do not use this area for the MB89PV620 and MB89627R.
*3: Access to this area is prohibited when using external bus mode.

## MB89620R Series

## 2. Registers

The F${ }^{2}$ MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator (A):
A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX):
A 16-bit register for index modification
Extra pointer (EP):
A 16-bit pointer for indicating a memory address
Stack pointer (SP):
A 16-bit register for indicating a stack area
Program status (PS):
A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## - Structure of the Program Status Register



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## - Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to ' 1 '. Interrupt is disabled when the flag is cleared to ' 0 '. Cleared to ' 0 ' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-Iow |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 | 2 |  |
| 1 | 0 | 3 | Low |
| 1 | 1 | 2 |  |

N-flag: Set to ' 1 ' if the MSB becomes ' 1 ' as the result of an arithmetic operation. Cleared to ' 0 ' when the bit is cleared to ' 0 '.

Z-flag: Set to ' 1 ' when an arithmetic operation results in 0 . Cleared to ' 0 ' otherwise.
V-flag: Set to ' 1 ' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to ' 0 ' if the overflow does not occur.

C-flag: Set to ' 1 ' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise.
Set to the shift-out value in the case of a shift instruction.

## MB89620R Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89620R. In the MB89623R, there are 16 banks in internal RAM. The remaining 16 banks can be extended externally by allocating an external RAM to addresses $0180_{\mathrm{H}}$ to 01 FF н using an external circuit. The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

- Register Bank Configuration


I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04 | (R/W) | PDR2 | Port 2 data register |
| 05 | (R/W) | BCTR | External bus pin control register |
| 06\% |  |  | Vacancy |
| 07 |  |  | Vacancy |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| ОАн | (R/W) | TBTC | Timebase timer control register |
| OBH |  |  | Vacancy |
| 0 CH | (R/W) | PDR3 | Port 3 data register |
| ODH | (W) | DDR3 | Port 3 data direction register |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| $0 \mathrm{FH}_{\mathrm{H}}$ | (R/W) | BZCR | Buzzer register |
| 10 H | (R/W) | PDR5 | Port 5 data register |
| 11H | (R) | PDR6 | Port 6 data register |
| 12H | (R/W) | CNTR | PWM control register |
| 13н | (W) | COMR | PWM compare register |
| 14 H | (R/W) | PCR1 | PWC pulse width control register 1 |
| 15 н | (R/W) | PCR2 | PWC pulse width control register 2 |
| 16 н | (R/W) | RLBR | PWC reload buffer register |
| 17 ${ }^{\text {H}}$ |  |  | Vacancy |
| 18н | (R/W) | TMCR | 16-bit timer control register |
| 19н | (R/W) | TCHR | 16-bit timer count register (H) |
| $1 \mathrm{AH}^{\text {}}$ | (R/W) | TCLR | 16-bit timer count register (L) |
| 1 BH |  |  | Vacancy |
| $1 \mathrm{CH}_{\mathrm{H}}$ | (R/W) | SMR1 | Serial I/O 1 mode register |
| 1D ${ }_{\text {H }}$ | (R/W) | SDR1 | Serial I/O 1 data register |
| $1 \mathrm{E}_{\mathrm{H}}$ | (R/W) | SMR2 | Serial I/O 2 mode register |
| 1 FH | (R/W) | SDR2 | Serial I/O 2 data register |

(Continued)
(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| $2 \mathrm{OH}^{\text {H}}$ | (R/W) | ADC1 | A/D converter control register 1 |
| 21н | (R/W) | ADC2 | A/D converter control register 2 |
| 22н | (R/W) | ADCD | A/D converter data register |
| 23- |  |  | Vacancy |
| 24 н | (R/W) | EIC1 | External interrupt 1 control register 1 |
| 25 H | (R/W) | EIC2 | External interrupt 1 control register 2 |
| 26- to 7Вн |  |  | Vacancy |
| 7С ${ }_{\text {H }}$ | (W) | ILR1 | Interrupt level setting register 1 |
| 7D | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7FH |  |  | Vacancy |

Note: Do not use vacancies.

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | V cc AV cc | Vss-0.3 | Vss +7.0 | V | *1 |
| A/D converter reference input voltage | AVR | Vss-0.3 | Vss +7.0 | V | AVR must not exceed $\mathrm{AV} \mathrm{cc}+0.3 \mathrm{~V}$. |
| Input voltage | $V_{1}$ | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | Except P40 to P47*2 |
|  | $\mathrm{V}_{12}$ | Vss-0.3 | $\mathrm{V} s \mathrm{~s}+7.0$ | V | P40 to P47 |
| Output voltage | Vo | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | Except P40 to P47*2 |
|  | Vo2 | Vss-0.3 | Vss + 7.0 | V | P40 to P47 |
| "L" level maximum output current | loL | - | 20 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | EloL | - | 100 | mA |  |
| "L" level total average output current | $\sum$ lolav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -20 | mA |  |
| " H " level average output current | Iohav | - | -4 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | ऽ ${ }_{\text {о }}$ | - | -50 | mA |  |
| "H" level total average output current | $\sum$ lohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | Pd | - | 300 | mW |  |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: Use $A V c c$ and $V_{c c}$ set to the same voltage.
Take care so that $A V$ cc does not exceed Vcc , such as when power is turned on.
*2: $\mathrm{V}_{\mathrm{I}}$ and V o must not exceed $\mathrm{V} c \mathrm{c}+0.3 \mathrm{~V}$.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVcc | 2.2* | 6.0* | V | Normal operation assurance range* (MB89623R/625R/626R/627R) |
|  |  | 2.7* | 6.0* | V | Normal operation assurance range* (MB89P625/W625/P627/T627R/ W627/PV620) |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| A/D converter reference input voltage | AVR | 0.0 | AV cc | V |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: These values vary with the operating frequency and analog assurance range. See Figure 1 and " 5 . A/D Converter Electrical Characteristics."

Figure 1 Operating Voltage vs. Clock Operating Frequency


Note: The shaded area is assured only for the MB89623R/625R/626R/627R.
Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4 / \mathrm{Fc}$.
WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## 3. DC Characteristics

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | $\mathrm{V}_{\text {H }}$ | $\begin{aligned} & \hline \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P22, P23 } \end{aligned}$ | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | VIHs | $\begin{aligned} & \text { RST, MOD0, } \\ & \text { MOD1, } \\ & \text { P30 to P37, } \\ & \text { P60 to P64 } \end{aligned}$ | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | VIHS2 | P40 to P47 | - | 0.8 Vcc | - | $\mathrm{V} \mathrm{cc}+0.3$ | V |  |
| "L" level input voltage | VIL | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P22, P23 } \end{aligned}$ | - | Vss -0.3 | - | 0.3 Vcc | V |  |
|  | Vits | RST, MODO, MOD1, P30 to P37, P40 to P47, P60 to P64 | - | Vss -0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin application voltage | V | P50 to P57 | - | Vss -0.3 | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | V ${ }^{2}$ | P40 to P47 | - | Vss -0.3 | - | Vss +6.0 | V |  |
| " H " level output voltage | Vон | P00 to P07, P10 to P17, P20 to P27, P30 to P37 | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 4.0 | - | - | V |  |
| "L" level output voltage | VoL | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57 | $\mathrm{loL}=+4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vot2 | RST |  | - | - | 0.4 | V |  |
| Input leakage current (Hi-z output leakage current) | ILı | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, MODO, MOD1 | $0.0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64, RST | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $k \Omega$ |  |

(Continued)
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{* 1}$ | Icc | Vcc | $\mathrm{F}_{\mathrm{C}}=10 \mathrm{MHz}$ <br> Normal operating mode tinst $^{2}=0.4 \mu \mathrm{~s}$ | - | 9 | 15 | mA | MB89623R/ 625R/626R/ 627R/T627R/ PV620 |
|  |  |  |  | - | 10 | 18 | mA | $\begin{aligned} & \text { MB89P625/ } \\ & \text { W625 } \\ & \text { MB89P627/ } \\ & \text { W627 } \end{aligned}$ |
|  | Iccs |  | $\mathrm{F}_{\mathrm{C}}=10 \mathrm{MHz}$ <br> Sleep mode $\operatorname{tinst}^{2}=0.4 \mu \mathrm{~s}$ | - | 3 | 4 | mA |  |
|  | Іссн |  | Stop mode $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | - | 1 | $\mu \mathrm{A}$ |  |
|  | IA | AV cc | $\mathrm{F}_{\mathrm{c}}=10 \mathrm{MHz},$ when starting A/D conversion | - | 1 | 3 | mA |  |
|  | Іан |  | $\begin{aligned} & \mathrm{Fc}=10 \mathrm{MHz}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \text { when stopping } \\ & \mathrm{A} / \mathrm{D} \text { conversion } \end{aligned}$ | - | - | 1 | $\mu \mathrm{A}$ |  |
| Input capacitance | CIn | Other than $\mathrm{AV}_{\mathrm{cc}}, \mathrm{AV}$ ss, Vcc, and $V_{s s}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: In the case of the MB89PV620, the current consumed by the connected EPROM and ICE is not included. The power supply current is measured at the external clock.
*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

## 4. AC Characteristics

(1) Reset Timing

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| $\overline{\mathrm{RST}}$ "L" pulse width | tzızH | - | 16 txcyl | - | ns |  |

Note: txcyı is the oscillation cycle $(1 / \mathrm{Fc})$ to input to the X 0 pin.

(2) Power-on Reset

| Parameter |  |  |  |  |  | $0^{\circ} \mathrm{C}$ to $+85^{\circ}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Condition | Value |  | Unit | Remarks |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

Vcc


## (3) Clock Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Clock frequency | Fc | X0, X1 | - | 1 | 10 | MHz |  |
| Clock cycle time | txycL | X0, X1 |  | 100 | 1000 | ns |  |
| Input clock pulse width | $\begin{aligned} & \text { Pwh } \\ & \text { PwL } \end{aligned}$ | X0 |  | 20 | - | ns | External clock |
| Input clock rising/falling time | $\begin{aligned} & \text { tcR } \\ & \text { tcc } \end{aligned}$ | X0 |  | - | 10 | ns | External clock |

- X0 and X1 Timing and Conditions

- Clock Conditions

(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: |
| Instruction cycle <br> (minimum execution time) | tinst | $4 / \mathrm{F}_{\mathrm{c}}$ | $\mu \mathrm{s}$ | tinst $=0.4 \mu \mathrm{~s}$ when operating at <br> $\mathrm{F}_{\mathrm{c}}=10 \mathrm{MHz}$ |

## MB89620R Series

(5) Clock Output Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Cycle time | tcrc | CLK | - | 200 | - | ns | txcyL $\times 2$ at 10 MHz oscillation |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchcı |  |  | 30 | 100 | ns | Approx. tcyc/2 at 10 MHz oscillation |


(6) Bus Read Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow \overline{\mathrm{RD}} \downarrow$ time | tavRL | $\overline{\mathrm{RD}}, \mathrm{A} 15$ to A08, AD7 to AD0 | - | 1/4 tinst ${ }^{*} 64 \mathrm{~ns}$ | - | $\mu \mathrm{S}$ |  |
| $\overline{\mathrm{RD}}$ pulse width | trLre | RD |  | $1 / 4$ tins* -20 ns | - | $\mu \mathrm{s}$ |  |
| Valid address $\rightarrow$ data read time | tavdv | AD7 to AD0, A15 to A08 |  | - | 1/2 tinst ${ }^{*}$ | $\mu \mathrm{s}$ | In the case of no wait |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ data read time | trldv | $\overline{\mathrm{RD}}$, AD7 to AD0 |  | - | $1 / 2$ tinst ${ }^{*}-80 \mathrm{~ns}$ | $\mu \mathrm{S}$ | In the case of no wait |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ data hold time | trhdx | AD7 to AD0, $\overline{\mathrm{RD}}$ |  | 0 | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow \mathrm{ALE} \uparrow$ time | trHLH | $\overline{\mathrm{RD}}$, ALE |  | $1 / 4$ tinst ${ }^{*} 40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ address invalid time | trhax | $\overline{\mathrm{RD}}, \mathrm{A} 15$ to A08 |  | $1 / 4$ tinst ${ }^{*}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ CLK $\uparrow$ time | trLCH | $\overline{\mathrm{RD}}, \mathrm{CLK}$ |  | $1 / 4$ tinst ${ }^{*}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| CLK $\downarrow \rightarrow \overline{\mathrm{RD}} \uparrow$ time | tclre |  |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ BUFC $\downarrow$ time | trlbl | $\overline{\mathrm{RD}}$, BUFC |  | -5 | - | $\mu \mathrm{s}$ |  |
| BUFC $\uparrow \rightarrow$ valid address time | tbhav | A15to A08, AD7to ADO, BUFC |  | 5 | - | $\mu \mathrm{S}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."


## (7) Bus Write Timing

$\left(\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~F}_{\mathrm{c}}=10 \mathrm{MHz}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V} s \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow$ ALE $\downarrow$ time | tavil | AD7 to ADO, ALE, A15 to A08 | - | 1/4 tinst ${ }^{*}-64$ ns | - | $\mu \mathrm{s}$ |  |
| $\text { ALE } \downarrow \text { time } \rightarrow \text { address }$ invalid time | tlıax | AD7 to AD0, ALE, A15 to A08 |  | 5 | - | ns |  |
| Valid address $\rightarrow \overline{\mathrm{WR}} \downarrow$ time | tavwL | WR, ALE |  | $1 / 4$ tinst $^{*}-60 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| WR pulse width | twlwh | WR |  | $1 / 2$ tinst ${ }^{* 1}-20 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| Write data $\rightarrow \overline{\mathrm{WR} \uparrow \text { time }}$ | tovwh | AD7 to AD0, $\overline{W R}$ |  | $1 / 2$ tinst ${ }^{*}-60 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ address invalid time | twhax | $\overline{\text { WR, }}$ A15 to A08 |  | $1 / 4$ tinst ${ }^{*}-40 \mathrm{~ns}$ | - | ns |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ data hold time | twhdx | AD7 to ADO, $\overline{\mathrm{WR}}$ |  | $1 / 4$ tinst $^{*} 1-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ ALE $\uparrow$ time | twHLH | $\overline{\text { WR, ALE }}$ |  | $1 / 4$ tinst $^{*}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \downarrow \rightarrow$ CLK $\uparrow$ time | twlch | $\overline{\text { WR, CLK }}$ |  | $1 / 4$ tinst $^{*}-40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| CLK $\downarrow \rightarrow \overline{\mathrm{WR}} \uparrow$ time | tclwh |  |  | 0 | - | ns |  |
| ALE pulse width | tLHLL | ALE |  | $1 / 4$ tist $^{* 1}-35 \mathrm{~ns}^{\text {*2 }}$ | - | $\mu \mathrm{s}$ |  |
| ALE $\downarrow \rightarrow$ CLK $\uparrow$ time | tLLCH | ALE,CLK |  | $1 / 4$ trst $^{*} 1-30 \mathrm{~ns}^{* 2}$ | - | $\mu \mathrm{s}$ |  |

*1: For information on tinst, see "(4) Instruction Cycle."
*2: These characteristics are also applicable to the bus read timing.

(8) Ready Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| RDY valid $\rightarrow$ CLK $\uparrow$ time | trveh | RDY, CLK | - | 60 | - | ns | * |
| CLK $\uparrow \rightarrow$ RDY invalid time | tchyx |  |  | 0 | - | ns | * |

*: These characteristics are also applicable to the read cycle.


Note: The bus cycle is also extended in the read cycle in the same manner.
(9) Serial I/O Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK1, SCK2 | Internal shift clock mode | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK1 $\downarrow \rightarrow$ SO1 time SCK2 $\downarrow \rightarrow$ SO2 time | tsıov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { SCK2, SO2 } \end{aligned}$ |  | -200 | 200 | ns |  |
| Valid SI1 $\rightarrow$ SCK1 $\uparrow$ <br> Valid SI2 $\rightarrow$ SCK2 $\uparrow$ | tıss | $\begin{aligned} & \text { SI1, SCK1 } \\ & \text { SI2, SCK2 } \end{aligned}$ |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time | tshix | SCK1, SI1 SCK2, SI2 |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tshsL | SCK1, SCK2 | External shift clock mode | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tstsh | SCK1, SCK2 |  | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK1 $\downarrow \rightarrow$ SO1 time SCK2 $\downarrow \rightarrow$ SO2 time | tstov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { SCK2, SO2 } \end{aligned}$ |  | 0 | 200 | ns |  |
| Valid SI1 $\rightarrow$ SCK1 $\uparrow$ Valid SI2 $\rightarrow$ SCK2 $\uparrow$ | tivsH | $\begin{aligned} & \text { SI1, SCK1 } \\ & \text { SI2, SCK2 } \end{aligned}$ |  | 1/2 tinst* | - | $\mu \mathrm{S}$ |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time | tsHx | SCK1, SI1 SCK2, SI2 |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."

- Internal Shift Clock Mode

- External Shift Clock Mode

(10) Peripheral Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width 1 | tıLIH1 | PWC, EC, INTO to INT3 | - | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 1 | tiHLL1 |  |  | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" pulse width 2 | tıLH2 | ADST | A/D mode | 32 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 2 | tiHLL2 |  |  | 32 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" pulse width 2 | tıLH2 |  | Sense mode | 8 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 2 | tiHLL |  |  | 8 tinst* | - | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."


## MB89620R Series

## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | - | 8 | bit |  |
| Total error |  |  | AVR $=$ AVcc | - | - | $\pm 1.5$ | LSB |  |
| Linearity error |  |  |  | - | - | $\pm 1.0$ | LSB |  |
| Differential linearity error |  |  |  | - | - | $\pm 0.9$ | LSB |  |
| Zero transition voltage | Vот |  |  | AVss - 1.0 LSB | AVss +0.5 LSB | AVss + 2.0 LSB | mV |  |
| Full-scale transition voltage | $V_{\text {fst }}$ |  |  | AVR - 3.0 LSB | AVR - 1.5 LSB | AVR | mV |  |
| Interchannel disparity | - |  |  | - | - | 0.5 | LSB |  |
| A/D mode conversion time |  |  | - | - | 44 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Sense mode conversion time |  |  |  | - | 12 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Analog port input current | Iain | ANO to AN7 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - |  |  | 0.0 | - | AVR | V |  |
| Reference voltage | - | AVR |  | 0.0 | - | AVcc | V |  |
| Reference voltage supply current | IR |  | $\mathrm{AVR}=5.0 \mathrm{~V}$, <br> when <br> starting A/D <br> conversion | - | 100 | - | $\mu \mathrm{A}$ |  |
|  | IRH |  | $\text { AVR }=5.0 \mathrm{~V} \text {, }$ <br> when <br> stopping A/D <br> conversion | - | - | 1 | $\mu \mathrm{A}$ |  |

*: For information on tinst, see "(4) Instruction Cycle" in "4 AC Characteristics."

## 6. A/D Converter Glossary

- Resolution

Analog changes that are identifiable with the A/D converter.
When the number of bits is 8 , analog voltage can be divided into $2^{8}=256$.

- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("0000 0000" $\leftrightarrow$ "0000 0001") with the full-scale transition point ("11111111" ""1111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values


## 7. Notes on Using A/D Converter

- Input impedance of the analog input pins

The A/D converter contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.
For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $10 \mathrm{k} \Omega$ ).
Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about $0.1 \mu \mathrm{~F}$ for the analog input pin.

## - Analog Input Equivalent Circiut



## - Error

The smaller the | AVR - AVss |, the greater the error would become relatively.

## EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage

(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

(2) "H" Level Output Voltage

(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)

$\mathrm{V}_{\mathrm{IHs}}$ : Threshold when input voltage in hysteresis characteristics is set to "H" level

Viss: Threshold when input voltage in hysteresis characteristics is set to "L" level
(5) Power Supply Current (External Clock)

(6) Pull-up Resistance


## INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol |  |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)
(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri $(8$ bits, $\mathrm{i}=0$ to 7$)$ |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents of $\times$ is the target of accessing. <br> $($ Whether its length is 8 or 16 bits is determined by the instruction in use.) $)$ |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim$ | Number of instructions |
| \#: | Number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A content change when each of the TL, TH, and AH instructions is executed. Symbols in <br> the column indicate the following: |

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $($ dir $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow$ (A) | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $($ ext $) \leftarrow(A)$ | - | - | - |  | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow$ ¢ (A) | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(A) \leftarrow d 8$ | AL | - | - | + + - - | 04 |
| MOV A,dir | 3 | 2 | (A) $\leftarrow$ ( dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(I X)+0 f f) ~\end{array}\right.$ | AL | - | - | + + - - | 06 |
| MOV A,ext | 4 | 3 | $(\mathrm{A}) \leftarrow$ (ext) | AL | - | - | + + | 60 |
| MOV A,@A | 3 | 1 | $(A) \leftarrow((A))$ | AL | - | - | + + | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}(\mathrm{EP})\end{array}\right)$ | AL | - | - | + | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | (dir) $\leftarrow$ d8 | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow$ d8 | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $($ (EP) ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $($ ext $) \leftarrow(\mathrm{AH}),($ ext +1$) \leftarrow(A L)$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(E P) \leftarrow(A)$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(A) \leftarrow$ d16 | AL | AH | dH | + + | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (A H) \leftarrow((I X)+\text { off }), \\ & (A L) \leftarrow((I X)+\text { off }+1) \end{aligned}$ | AL | AH | dH | + + - | C6 |
| MOVW A,ext | 5 | 3 | $(A H) \leftarrow($ ext $),(A L) \leftarrow(e x t+1)$ | AL | AH | dH | + | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A})),(\mathrm{AL}) \leftarrow((\mathrm{A}) \mathrm{)}+1)$ | AL | AH | dH | + + | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | $($ (A) ) $\leftarrow(\mathrm{T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 | 1 | $($ (A) ) $\leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | - | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow$ ( A$)$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir) $\mathrm{b} \leftarrow \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: $b$ | 4 | 2 | (dir) $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {, }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 | 1 | (A) $\leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | (A) $\leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | (A) $\leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: • During byte transfer to $A, T \leftarrow A$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(A) \leftarrow(A)+(R i)+C$ | - | - | - | + + + + | 28 to 2 F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{X})+$ off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(A) \leftarrow(A)+(T)+C$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{AL})+(\mathrm{TL})+\mathrm{C}$ | - | - | , | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-\mathrm{d} 8-\mathrm{C}$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(A) \leftarrow(A)-$ (dir) - C | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{X})+$ off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{EP}) \mathrm{)}-\mathrm{C}$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{TL})-(\mathrm{AL})-\mathrm{C}$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | (A) $\leftarrow(\mathrm{A})+1$ | - | - | dH | + | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + + - | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | - | - | dH | + + | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | 0 | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | - | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | $++\mathrm{R}-$ | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\square \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - | 02 |
| CMP A,\#d8 | 2 | 2 | (A) -d 8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) ) | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | $++\mathrm{R}-$ | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | $++\mathrm{R}-$ | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall($ (EP) $)$ | - | - | - | $++\mathrm{R}-$ | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | $++\mathrm{R}-$ | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)
(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ (EP) $)$ | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow(A L) \vee(T L)$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee($ dir $)$ | - | - | - | + + R - | 75 |
| OR A, @EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{EP})$ ) | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+$ off $)$ | - | - | - | $++\mathrm{R}-$ | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + $\mathrm{R}-$ | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(S P) \leftarrow(S P)-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $Z=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $V \forall \mathrm{~N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $V \forall \mathrm{~N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) = 1 then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 |  | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 |  | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | - | ---- | 41 |
| POPW IX | 4 | 1 |  | - | - | - | ---- | 51 |
| NOP | 1 | 1 |  | - | - | - | ---- | 00 |
| CLRC | 1 | 1 |  | - | - | - | $---R$ | 81 |
| SETC | 1 | 1 |  | - | - | - | $---S$ | 91 |
| CLRI |  |  | - | - | - | ---- | 80 |  |
| SETI | 1 |  |  | - | - | ---- | 90 |  |


| L ${ }^{\text {d }}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | PUSHW <br> A | POPW <br> A | MOV <br> A,ext | MOVW | CLRI | SETI | CLRB <br> dir: 0 | BBC dir: 0 , rel | INCW <br> A | DECW <br> A | JMP <br> @A | MOVW $\mathrm{A}, \mathrm{PC}$ |
| 1 | MULU <br> A | DIVU <br> A | JMP addr16 | CALL addr16 | PUSHW <br> IX | POPW <br> IX | MOV <br> ext,A | $\begin{array}{\|c\|} \hline \text { MOVW } \\ \text { PS,A } \end{array}$ | CLRC | SETC | CLRB <br> dir: 1 | BBC dir: 1,rel | INCW SP | DECW SP | $\begin{aligned} & \text { MOVW } \\ & \text { SP,A } \end{aligned}$ | MOVW A,SP |
| 2 | ROLC | CMP <br> A | ADDC | SUBC A | $\mathrm{XCH}$ <br> A, T | XOR <br> A | AND <br> A | OR A | MOV <br> @A,T | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{~A}, @ \mathrm{~A} \end{aligned}$ | CLRB <br> dir:2 | BBC dir: 2,rel | INCW <br> IX | DECW | MOVW IX,A | MOVW $\mathrm{A}, \mathrm{IX}$ |
| 3 | RORC | CMPW <br> A | ADDCW <br> A | SUBCW <br> A | XCHW $\mathrm{A}, \mathrm{~T}$ | XORW <br> A | ANDW <br> A | ORW <br> A | MOVW @A,T | MOVW A, @A | CLRB <br> dir: 3 | BBC dir: 3, rel | INCW <br> EP | $\text { DECW } \quad \text { EP }$ | MOVW EP,A | MOVW A,EP |
| 4 | $\begin{array}{\|c\|} \mathrm{MOV} \\ \mathrm{~A}, \# \mathrm{~d} 8 \end{array}$ | $\begin{array}{r} \text { CMP } \\ \text { A,\#d8 } \end{array}$ | ADDC <br> A,\#d8 | SUBC <br> A,\#d8 |  | XOR <br> A,\#d8 | AND A,\#d8 | $\mathrm{OR}_{\mathrm{A}, \# \mathrm{~d} 8}$ | DAA | DAS | CLRB <br> dir: 4 | BBC dir: 4, rel | MOVW <br> A,ext | MOVW ext,A | MOVW <br> A,\#d16 | XCHW <br> A,PC |
| 5 | \|MOV <br> A,dir | $\mathrm{CMP}_{\text {A,dir }}$ | ADDC <br> A,dir | $\begin{aligned} & \text { SUBC } \\ & \text { A,dir } \end{aligned}$ | MOV <br> dir,A | XOR <br> A, dir | AND <br> A,dir | OR <br> A,dir | MOV dir,\#d8 | CMP <br> dir,\#d8 | CLRB <br> dir: 5 | BBC dir: 5,rel | $\begin{aligned} & \text { MOVW } \\ & \text { A,dir } \end{aligned}$ | MOVW | MOVW SP,\#d16 | XCHW A,SP |
| 6 | $\begin{aligned} & \text { MOV } \\ & \text { A,@IX +d } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { A,@\|X +d } \end{aligned}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A,@IX+d } \end{aligned}$ | $\begin{aligned} & \text { SUBC } \\ & \text { A,@IX+d } \end{aligned}$ | MOV <br> @IX+d,A | $\begin{aligned} & \text { XOR } \\ & \text { A,@IX +d } \end{aligned}$ | AND <br> A,@IX+d | $\begin{aligned} & \text { OR } \\ & \text { A,@IX +d } \end{aligned}$ | MOV <br> @IX+d,\#d8 | CMP @\|X+d,\#d8 | CLRB <br> dir: 6 | BBC dir: 6, rel | MOVW <br> A,@IX+d | MOVW <br> @IX +d,A | MOVW IX,\#d16 | XCHW <br> A,IX |
| 7 | \|MOV A,@EP | CMP A,@EP | ADDC A,@EP | SUBC A,@EP | MOV @EP,A | XOR <br> A,@EP | AND A,@EP | OR <br> A,@EP | MOV @EP,\#d8 | CMP @EP,\#d8 | CLRB <br> dir: 7 | BBC <br> dir: 7,rel | MOVW A,@EP | MOVW @EP,A | MOVW EP,\#d16 | XCHW A,EP |
| 8 | $\begin{array}{\|r\|} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{RO} \end{array}$ | $\begin{aligned} & \text { CMP } \\ & \text { A,R0 } \end{aligned}$ | ADDC <br> A,RO | $\begin{aligned} & \text { SUBC } \\ & \quad \text { A,R0 } \end{aligned}$ | $\begin{array}{\|r\|} \hline \text { MOV } \\ \\ \text { RO,A } \end{array}$ | $\mathrm{XOR}_{\mathrm{A}, \mathrm{RO}}$ | AND <br> A,R0 | OR A,RO | $\begin{gathered} \text { MOV } \\ \text { RO,\#d8 } \end{gathered}$ | $\begin{aligned} & \text { CMP } \\ & \text { R0,\#d8 } \end{aligned}$ | SETB dir: 0 | BBS dir: O,rel | INC <br> R0 | DEC | CALLV <br> \#0 | BNC <br> rel |
| 9 | \|MOV <br> A,R1 | $\mathrm{CMP}_{\mathrm{A}, \mathrm{R} 1}$ | ADDC <br> A,R1 | $\begin{aligned} & \text { SUBC } \\ & \text { A,R1 } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { MOV } \\ \text { R1,A } \\ \hline \end{array}$ | $\begin{aligned} & \text { XOR } \\ & \quad \text { A,R1 } \end{aligned}$ | AND A,R1 | OR <br> A,R1 | MOV R1,\#d8 | CMP R1,\#d8 | SETB <br> dir: 1 | BBS dir: 1,rel | INC R1 | $\begin{array}{\|ll\|} \hline \text { DEC } & \\ & \mathrm{R} 1 \end{array}$ | CALLV <br> \#1 | BC rel |
| A | $\begin{array}{\|r\|} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R} 2 \end{array}$ | $\text { CMP } \quad \text { A,R2 }$ | ADDC A,R2 | $\begin{aligned} & \text { SUBC } \\ & \text { A,R2 } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { MOV } \\ \text { R2,A } \end{array}$ | $\begin{array}{\|r\|} \hline \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 2 \end{array}$ | AND A,R2 | OR <br> A,R2 | $\begin{gathered} \text { MOV } \\ \text { R2,\#d8 } \end{gathered}$ | $\begin{aligned} & \text { CMP } \\ & \text { R2,\#d8 } \end{aligned}$ | SETB <br> dir:2 | BBS dir: 2,rel | INC <br> R2 | $\begin{array}{\|ll} \text { DEC } & \\ & \text { R2 } \end{array}$ | CALLV <br> \#2 | BP rel |
| B | $\begin{array}{\|r\|} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R} 3 \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{CMP} \\ \mathrm{~A}, \mathrm{R} 3 \end{array}$ | ADDC A,R3 | $\begin{aligned} & \text { SUBC } \\ & \text { A,R3 } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { MOV } \\ \text { R3,A } \\ \hline \end{array}$ | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R} 3}$ | AND <br> A,R3 | OR <br> A,R3 | $\begin{array}{\|c} \text { MOV } \\ \text { R3,\#d8 } \end{array}$ | $\begin{aligned} & \text { CMP } \\ & \text { R3,\#d8 } \end{aligned}$ | SETB <br> dir: 3 | BBS dir: 3,rel | INC <br> R3 | $\begin{array}{\|cc\|} \hline \text { DEC } & \\ & \text { R3 } \end{array}$ | CALLV <br> \#3 | BN rel |
| C | $\begin{array}{\|r\|} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R} 4 \\ \hline \end{array}$ | $\begin{gathered} \text { CMP } \\ \text { A,R4 } \\ \hline \end{gathered}$ | ADDC <br> A,R4 | $\begin{aligned} & \text { SUBC } \\ & \quad \text { A,R4 } \end{aligned}$ | $\begin{array}{\|c\|} \mathrm{MOV} \\ \mathrm{R} 4, \mathrm{~A} \end{array}$ | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R} 4}$ | AND <br> A,R4 | OR <br> A,R4 | MOV R4,\#d8 | CMP R4,\#d8 | SETB <br> dir: 4 | BBS dir: 4,rel | INC R4 | $\begin{array}{\|ll} \text { DEC } & \\ & \text { R4 } \end{array}$ | CALLV <br> \#4 | BNZ <br> rel |
| D | $\begin{array}{\|r\|} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R} 5 \\ \hline \end{array}$ | $\mathrm{CMP}_{\mathrm{A}, \mathrm{R5}}$ | ADDC A,R5 | $\begin{aligned} & \text { SUBC } \\ & \text { A,R5 } \end{aligned}$ | $\begin{array}{\|c\|} \mathrm{MOV} \\ \mathrm{R} 5, \mathrm{~A} \end{array}$ | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R}}$ | AND <br> A,R5 | OR <br> A,R5 | MOV R5,\#d8 | CMP R5,\#d8 | SETB <br> dir: 5 | BBS <br> dir: 5,rel | INC <br> R5 | DEC <br> R5 | CALLV <br> \#5 | BZ |
| E | $\begin{array}{\|r\|} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R} 6 \end{array}$ | $\begin{gathered} \text { CMP } \\ \text { A,R6 } \end{gathered}$ | $\begin{array}{\|} \text { ADDC } \\ \text { A,R6 } \end{array}$ | $\begin{aligned} & \text { SUBC } \\ & \text { A,R6 } \end{aligned}$ | $\begin{array}{\|c\|} \mathrm{MOV} \\ \mathrm{R} 6, \mathrm{~A} \end{array}$ | $\begin{aligned} & \text { XOR } \\ & \quad \mathrm{A}, \mathrm{R6} \end{aligned}$ | AND <br> A,R6 | OR <br> A,R6 | MOV R6,\#d8 | CMP R6,\#d8 | SETB <br> dir: 6 | BBS dir: 6,rel | INC <br> R6 | DEC <br> R6 | CALLV <br> \#6 | BGE <br> rel |
| F | $\begin{array}{\|r\|} \mathrm{MOV} \\ \text { A,R7 } \end{array}$ | $\begin{aligned} & \text { CMP } \\ & \quad \text { A,R7 } \end{aligned}$ | ADDC <br> A,R7 | $\begin{aligned} & \text { SUBC } \\ & \text { A,R7 } \end{aligned}$ | MOV <br> R7,A | XOR <br> A,R7 | AND <br> A,R7 | OR <br> A,R7 | MOV R7,\#d8 | CMP R7,\#d8 | SETB <br> dir: 7 | BBS <br> dir: 7,rel | INC <br> R7 | $\begin{array}{ll} \text { DEC } & \\ & \text { R7 } \end{array}$ | CALLV <br> \#7 | $\left\lvert\, \begin{array}{ll} \text { BLT } & \\ & \text { rel } \end{array}\right.$ |

## MASK OPTIONS

| No. | Part number | MB89623R MB89625R MB89626R MB89627R | MB89P625 MB89W625 MB89P627 MB89W627 | $\begin{aligned} & \text { MB89PV620 } \\ & \text { MB89T627R } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Set with EPROM programmer | Setting not possible |
| 1 | ```Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64``` | Selectable per pin. (P50 to P57 must be set to without a pull-up resistor when an A/D converter is used.) | Can be set per pin. (P40 to P47 are available only for without a pull-up resistor.) | Fixed to without pull-up resistor |
| 2 | Power-on reset selection With power-on reset Without power-on reset | Selectable | Setting possible | Fixed to with power-on reset |
| 3 | Oscillation stabilization time selection Crystal oscillator: $2^{18} / \mathrm{Fc}(\mathrm{s})$ ) Ceramic oscillator: $2^{14 / F c(s))}$ | Selectable | Setting possible | Crystal oscillator $\left(2^{18} / \mathrm{Fc}_{c}(\mathrm{~s})\right)$ |
| 4 | Reset pin output With reset output Without reset output | Selectable | Setting possible | With reset output |

Note: Reset is input asynchronized with the internal clock whether with or without power-on reset.

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB89623RP-SH MB89625RP-SH MB89626RP-SH MB89627RP-SH MB89P625P-SH MB89P627-SH MB89T627RP-SH | 64-pin Plastic SH-DIP (DIP-64P-M01) |  |
| MB89623RPFV MB89625RPFV | 64-pin Plastic LQFP <br> (FPT-64P-M03) | Lead pitch: 0.5 mm |
| MB89623RPF MB89625RPF MB89626RPF MB89627RPF MB89P625PF MB89P627PF MB89T623RPF MB89T625RPF MB89T627RPF | 64-pin Plastic QFP <br> (FPT-64P-M06) | Lead pitch: 1.0 mm |
| MB89623RPFM MB89625RPFM MB89626RPFM MB89627RPFM MB89P625PFM MB89T627RPFM | 64-pin Plastic QFP <br> (FPT-64P-M09) | Lead pitch: 0.65 mm |
| MB89W625C-SH MB89W627C-SH | 64-pin Ceramic SH-DIP (DIP-64C-A06) |  |
| MB89PV620CF | 64-pin Ceramic MQFP <br> (MQP-64C-P01) |  |
| MB89PV620C-SH | 64-pin Ceramic MDIP (MDP-64C-P02) |  |

## PACKAGE DIMENSIONS



Dimensions in mm (inches)

## 64-pin Plastic LQFP <br> (FPT-64P-M03)



## 64-pin Plastic QFP <br> (FPT-64P-M06)



64-pin Plastic QFP
(FPT-64P-M09)


## 64-pin Ceramic SH-DIP <br> (DIP-64C-A06)


© 1994 FUUITSU LIMTED D64006SC-1-2

## 64-pin Ceramic MQFP <br> (MQP-64C-P01)


© 1994 FUJTTSU LIITTED M64004SC-1-3

## 64-pin Ceramic MDIP <br> (MDP-64C-P02)



## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    *: It is required to connect a capacitor of approximately $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\text {PP }}$ and GND, and $\mathrm{V}_{\mathrm{cc}}$ and GND. Inquiry: Sun Hayato Co., Ltd. : TEL (81)-3-3986-0403

    FAX (81)-3-5396-9106
    Minato Electronics Inc.: TEL: USA (1)-916-348-6066 JAPAN (81)-45-591-5611
    Data I/O Co., Ltd: TEL: USA/ASIA (1)-206-881-6444
    EUROPE (49)-8-985-8580
    Advantest Corp. :TEL: Except JAPAN (81)-3-3930-4111

