

ICS8302I-01

LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

GENERAL DESCRIPTION




The ICS8302I-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/Complementary Output and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8302I-01 has a single ended

clock input. The single ended clock input accepts LVCMOS or LVTTL input levels. The ICS8302I-01 is characterized at full 3.3V for input $\rm V_{\rm DD},$ and mixed 3.3V and 2.5V for output operating supply modes ($\rm V_{\rm DDO}$). Guaranteed output and part-to-part skew characteristics make the ICS8302I-01 ideal for clock distribution applications demanding well defined performance and repeatability.

FEATURES

- · Complementary LVCMOS / LVTTL output
- LVCMOS / LVTTL clock input accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 250MHz
- Output skew: 165ps (maximum)
- Part-to-part skew: 800ps (maximum)
- Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core/2.5V output supply modes
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS8302I-01 8-Lead SOIC

3.8mm x 4.8mm, x 1.47mm package body

M Package

M Package Top View



ICS8302I-01 Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 6	$V_{_{\mathrm{DDO}}}$	Power		Output supply pins.
2	$V_{_{ m DD}}$	Power		Core supply pin.
3	CLK	Input Pulldown		LVCMOS / LVTTL clock input.
4,7	GND	Power		Power supply ground.
5	nQ	Output		Complementary clock output. LVCMOS / LVTTL interface levels.
8	Q	Output		Clock output. LVCMOS / LVTTL interface levels.

NOTE: Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance (per output)	$V_{DD}, V_{DDO} = 3.465V$		22		pF
		$V_{DD} = 3.465V, V_{DDO} = 2.625V$		16		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
R _{OUT}	Output Impedance		5	7	12	Ω



ICS8302I-01

Low Skew, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5 V to V_{DD} + 0.5 V

Outputs, V_{O} -0.5V to $V_{DDO} + 0.5V$

Package Thermal Impedance, θ₁, 112.7°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

 $\textbf{TABLE 3A. Power Supply DC Characteristics, } V_{\text{DD}} = 3.3 \text{V} \pm 5\%, V_{\text{DDO}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, T_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Power Supply Voltage		3.135	3.3	3.465	V
			2.375	2.5	2.625	V
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		1.3	V
I _{IH}	Input High Current CLK		$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
	Output High Voltage		$V_{DDO} = 3.465, 50\Omega \text{ to } V_{DDO}/2$	2.6			V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			$V_{DDO} = 3.465, I_{OH} = -100 \mu A$	2.9			V
V _{OH}			$V_{DDO} = 2.625, 50\Omega \text{ to } V_{DDO}/2$	1.8			V
			$V_{DDO} = 2.625, I_{OH} = -100 \mu A$	2.2			V
	Output Low Voltage		$V_{DDO} = 3.465, 50\Omega \text{ to } V_{DDO}/2$			0.5	V
V _{OL}			$V_{DDO} = 3.465, I_{OL} = 100 \mu A$			0.2	V
			$V_{DDO} = 2.625, 50\Omega \text{ to } V_{DDO}/2$			0.5	٧
			$V_{DDO} = 2.625, I_{OL} = 100 \mu A$			0.2	V



ICS8302I-01

Low Skew, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1			2.18		ns
tsk(o)	Output Skew; NOTE 2, 4			50		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			TBD		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%		TBD		ps
odc	Output Duty Cycle	<i>f</i> ≤ 133MHz		TBD		%
		133MHz < <i>f</i> ≤ 250MHz		TBD		%

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{DDO}/2$.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{\text{DDO}}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $TA = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1			TBD		ns
tsk(o)	Output Skew; NOTE 2, 4			TBD		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			TBD		ps
t_{R}/t_{F}	Output Rise/Fall Time	20% to 80%		TBD		ps
odo	Cutout Duty Cycle	<i>f</i> ≤ 133MHz		TBD		%
odc	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz		TBD		%

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{\text{DDO}}/2$.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{\text{DDO}}/2$.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

ICS8302I-01


Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

PARAMETER MEASUREMENT INFORMATION







3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




3.3V/2.5V OUTPUT LOAD AC TEST CIRCUIT




PROPAGATION DELAY



OUTPUT SKEW



PART-TO-PART SKEW



OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



ICS8302I-01

LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

RELIABILITY INFORMATION

Table 5. $\theta_{\mathsf{JA}} \mathsf{vs.}$ Air Flow Table for 8 Lead SOIC

θ_{...} by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 153.3°C/W
 128.5°C/W
 115.5°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 112.7°C/W
 103.3°C/W
 97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8302I-01 is: 322

ICS8302I-01 Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC




TABLE 6. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
SYMBOL	MINIMUN	MAXIMUM		
N	8	8		
А	1.35	1.75		
A1	0.10	0.25		
В	0.33	0.51		
С	0.19	0.25		
D	4.80	5.00		
E	3.80	4.00		
е	1.27 BASIC			
Н	5.80	6.20		
h	0.25	0.50		
L	0.40	1.27		
α	0°	8°		

Reference Document: JEDEC Publication 95, MS-012



ICS8302I-01

LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8302AMI-01	302AI01	8 lead SOIC	96 per tube	-40°C to 85°C
ICS8302AMI-01T	302AI01	8 lead SOIC on Tape and Reel	2500	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.