DW. J. OR N PACKAGE

(TOP VIEW)

VPO+ []

VPO-[] 3

VFRO [] 5

V<sub>CC</sub> [] 6

FSR [] 7

DR [] 8

VPI [] 4

ANLG GND 2

BCLKR/CLKSEL [] 9

MCLKR/PDN 1 10

20 VBB

19 VFXI+

18 VFXI-

16 ANLG LOOP

17 GSX

15 TSX 14 FSX

13 DX 12 BCLKX

11 MCLKX

D4050, SEPTEMBER 1992

Complete PCM CODEC and Filtering System Including:

Transmit High-Pass and Low-Pass Filtering

Receive Low-Pass Filter With Sin x/x
Correction

**Active RC Noise Filters** 

μ-Law or A-Law Compatible Coder and Decoder

Internal Precision Voltage Reference Serial I/O Interface

Internal Auto-Zero Circultry

- μ-Law TP13064A and TP3064A
- A-Law TP13067A and TP3067A
- Meets or Exceeds All D3/D4 Channel Bank Transmission and CCITT G.711 Specifications
- ±5-V Operation
- Low Operating Power . . . 70 mV Typ
- Power-Down Standby Mode . . . 3 mW Typ
- Automatic Power Down
- TTL- or CMOS-Compatible Digital Interface
- Maximizes Line Interface Card Circuit Density
- Improved Versions of National Semiconductor TP3064, TP3067, TP3064-X, and TP3067-X

#### description

The TP3064A, TP3067A, TP13604A, and TP13607A are comprised of a single-chip pulse-code modulated encoder and decoder (PCM CODEC) and PCM line filter. These devices provide all the functions required to interface a full-duplex (2-wire) voice telephone circuit with a time-division-multiplexed (TDM) system. These devices are pin-for-pin compatible with the National Semiconductor TP3064 and TP3067, respectively. Primary applications include:

- Line interface for digital transmission and switching of T1 carrier, PABX, and central office telephone systems
- Subscriber line concentrators
- Digital encryption systems
- Digital voice-band data storage
- Digital signal processing



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the CMOS gates.

Texas 4

**D4050, SEPTEMBER 1992** 


### description (continued)

These devices are designed to perform the transmit encoding (A/D conversion) and receive decoding (D/A conversion) as well as the transmit and receive filtering functions in a pulse-code-modulated (PCM) system. They are intended to be used at the analog termination of a PCM line or trunk. The devices require two transmit and receive master clocks that may be asynchronous (1.536 MHz, 1.544 MHz, or 2.048 MHz), transmit and receive data clocks that are synchronous with the master clock (but can vary from 64 kHz to 2.048 MHz), and transmit and receive frame-sync pulses.

The TP3064A, TP3067A, TP13064A, and TP13067A provide the band-pass filtering of the analog signals prior to encoding and after decoding of voice and call progress tones.

The TP13064A and TP13067A are characterized for operation from -40°C to 85°C. The TP3064A and TP3067A are characterized for operation from 0°C to 70°C.

### functional block diagram



D4050, SEPTEMBER 1992

#### **Terminal Functions**

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
ANLG LOOP	16	Analog loopback control input. Must be set to logic low for normal operation. When pulled to logic high, the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the VPO+ output of the receive power amplifier.
BCLKR/CLKSEL	9	The bit clock that shifts data into DR after the FSR leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input that selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode. BCLKX is used for both transmit and receive directions (see Table 1).
BCLKX	12	The bit clock that shifts out the PCM data on DX. May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLKX.
DR	8	Receive data input. PCM data is shifted into DR following the FSR leading edge.
DX	13	The 3-state PCM data output that is enabled by FSX.
FSR	7	Receive frame sync pulse input that enables BCLKR to shift PCM data in RD. FSR is an 8-kHz pulse train (see Figures 1 and 2 for timing details).
FSX	14	Transmit frame sync pulse that enables BCLKX to shift out the PCM data on DX. FSX is an 8-kHz pulse train (see Figures 1 and 2 for timing details).
GND	2	Analog ground, All signals are referenced to this pin.
GSX	17	Analog output of the transmit input amplifier. Used to externally set gain.
MCLKR/PDN	10	Receive master clock. Must be 1.536 MHz, 1.544 MHz, or 2.048 MHz. May be synchronous with MCLKX, but should be synchronous for best performance. When MCLKX is connected continuously low, MCLKX is selected for all internal timing. When MCLKX is connected continuously high, the device is powered down.
MCLKX	11	Transmit master clock. Must be 1.536 MHz, 1.544 MHz, or 2.048 MHz. May be asynchronous with MCLKR.
TSX	15	Open-drain output that pulses low during the encoder time slot.
V <sub>BB</sub>	20	Negative power supply. VBB = -5 V ± 5%.
Vcc	6	Positive power supply. V <sub>CC</sub> = 5 V ± 5%.
VFRO	5	Analog output of the receive filter
VFXI+	19	Noninverting input of the transmit input amplifier
VFXI-	18	Inverting input of the transmit input amplifier
VPI	4	Inverting input to the receive power amplifier. Also powers down both amplifiers when connected to VBB.
VPO+	1	The noninverted output of the receive power amplifier
VPO-	3	The inverted output of the receive power amplifier

### power up

Power-on reset circuitry initializes the TP13064A, TP3064A, TP13067A, and TP3067A when power is first applied and places it into the power-down mode. DX and VFRO outputs go into high-impedance states and all nonessential circuitry is disabled. A low level or clock applied to the MCLKR/PDN pin powers up the device and activates all circuits. DX, a 3-state PCM data output, will remain in the high-impedance state until the arrival of the second FSX pulse.

#### synchronous operation

For synchronous operation, a clock is applied to MCLKX, and MCLKX is used for both the transmit and receive direction. MCLKR/PDN is also used as a power-down control; a low level on MCLKR powers up the device and a high level powers it down. In either case, MCLKX will be selected as the master clock for both receive and transmit direction. BLCLX must also have a bit clock applied to it. The selection of the proper internal divider for a master clock frequency of 1.536 MHz, 1.544 MHz, or 2.048 MHz can be done via BCLKR/CLKSEL. The device automatically compensates for the 193rd clock pulse of each frame.

A fixed level on the BCLKR/CLKSEL pin will select BCLKX as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation that can be selected depending on the state of BCLKX/CLKSEL. In the synchronous mode, BCLKLX may be in the range from 64 kHz to 2.048 MHz, but must be synchronous with MCLKX.



D4050, SEPTEMBER 1992

### synchronous operation (continued)

The encoding cycle begins with each FSX pulse and the PCM data from the previous cycle is shifted out of the enabled DX output on the rising edge of BCLKX. After eight-bit clock periods, the three-state DX output is returned to a high-impedance state. With an FSR pulse, PCM data is latched via the DR input on the falling edge of BCLKX (or BCLKR, if running). FSX and FSR must be synchronous with MCLKX and MCLKR.

### asynchronous operation

For asynchronous operation, separate transmit and receive clocks may be applied. MCLKX and MCLKR must be 2.048 MHz for the TP3064A and TP13064A, 1.536 MHz or 1.544 MHz for the TP3067A and TP13067A and need not be synchronous. However, for best performance, MCLKR should be synchronous with MCLKX. This is easily achieved by applying only static logic levels to MCLKR/PDN. This will connect MCLKX to all internal MCLKR functions. For 1.544-MHz operation, the device will compensate for the 193rd clock pulse of each frame. Each encoding cycle is started with FSX, and FSX must be synchronous with MCLKX and BCLKX. Each decoding cycle is started with FSR and FSR must be synchronous with BCLKR. The logic levels shown in Table 1 are not valid in the asynchronous mode, BCLKX and BCLKR may operate from 64 kHz to 2.048 MHz.

#### short-frame sync operation

The device can operate with either a short- or a long-frame sync pulse. On power up, the device automatically goes into the short-frame mode where both FSX and FSR must be one bit-clock period long, with timing relationships specified in Figure 1. With FSX high during a falling edge of BCKLX, the next rising edge of BCLKX enables the three-state output buffer, DX, which outputs the sign bits. The remaining seven bits are clocked out on the following seven rising edges and the next falling edge disables the DX output. With FSR high during a falling edge of BCLKR (BCLKX in synchronous mode), the next falling edge of BCLKR latches in the seven remaining bits. The short-frame sync pulse may be utilized in either the synchronous or asynchronous mode.

BOLKB/OLKSEL	MASTER CLOCK FREQUENCY SELECTED							
BCLKR/CLKSEL	TP3064A, TP13064A	TP3067A, TP13067A						
Clock Input	1.536 MHz or 1544 MHz	2.048 MHz						
Logic Input L (sync mode only)	2.048 MHz	1.536 MHz or 1.544 MHz						
Logic Input H (Open) (sync mode only)	1.536 MHz or 1.544 MHz	2.048 MHz						

Table 1. Selection of Master Clock Frequencies

## long-frame sync operation

Both FSX and FSR must be 3 or more bit-clock periods long to use the long-frame sync mode with timing relationships as shown in Figure 2. Using the transmit frame sync (FSX), the device will detect whether a shortor long-frame sync pulse is being used. For 64-kHz operation, the frame-sync pulse must be kept low for a minimum of 160 ns. The rising edge of FSX enables the DX 3-state output buffer. The first bit clocked out is the sign bit. The next 7 rising edges of BCLKX edges clock out the remaining 7 bits. The falling edge of BCLKX following the eighth rising edge or FSX going low, whichever occurs later, disables the DX output. A rising edge on FSR, the receive-frame sync pulse, will cause the PCM date at DR to be latched in on the next 8 falling edges of BCLKR (BCLKX in synchronous mode). The long-frame sync pulse may be used in either the synchronous or asynchronous mode.

D4050, SEPTEMBER 1992

#### transmit section

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors. Gains in excess of 20 dB across the audio pass band are possible via low noise and wide bandwidth. The operational amplifier drives a unity-gain filter consisting of an RC active prefilter followed by an eight-order switched-capacitor band-pass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. As per  $\mu$ -law (TP3064A and TP13064A) or A-law (TP3067A and TP13067A) coding conventions, the ADC is a companding type. A precision voltage reference provides a input overload of nominally 2.5-V peak. The sampling of the filter output is controlled by the FSX frame-sync pulse. Then the successive-approximation encoding cycle begins. The 8-bit code is loaded into a buffer and shifted out through DX at the next FSX pulse. The total encoding delay will be approximately 290  $\mu$ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

#### receive section

The receive section consists of an expanding DAC that drives a fifth-order low-pass filter clocked at 256 kHz. The decoder is  $\mu$ -law (TP3064A and TP13064A) or A-law (TP3067A and TP13067A) and the fifth-order low-pass filter corrects for the sin x/x attenuation caused by the 8-kHz sample/hold. The filter is followed by a second-order RC active post-filter with its output at VFRO. The receive section is unity-gain but gain can be added by using the power amplifiers. At FSR, the data at the DR input is clocked in on the falling edge of the next eight BCLKR (BCLKX) periods. At the end of the decoder time slot, the decoding cycle begins and 10  $\mu$ s later the decoder DAC output is updated. The decoder delay is about 10  $\mu$ s (decoder update) plus 110  $\mu$ s (filter delay) plus 62.5  $\mu$ s (1/2 frame) or a total of approximately180  $\mu$ s.

#### receive power amplifiers

Two inverting mode power amplifiers are provided for directly driving a match-line interface transformer. The gain of the first power amplifier can be adjusted to boost the  $\pm 2.5$ -V peak output signal from the receive filter up to the  $\pm 3.3$ -V peak into an unbalanced 300- $\Omega$  load, or  $\pm 4.0$  V into an unbalanced 15-k $\Omega$  load. The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

Maximum power transfer to a  $600-\Omega$  subscriber line termination is obtained by differentially driving a balanced transformer with  $\sqrt{2:1}$  turns ratio, as shown in Figure 3. A total peak power of 15.6 dBm can be delivered to the load plus termination.

#### **ENCODING FORMAT AT DX OUTPUT**

	TP3064A, TP13064A μ-Law	TP3067A, TP13067A A-Law (INCLUDES EVEN-BIT INVERSION)
V <sub>I</sub> = + Full scale	1000000	10101010
V <sub>I</sub> = 0	1 1 1 1 1 1 1	11010101
VI = 0	0 1 1 1 1 1 1	01010101
V <sub>I</sub> = - Full scale	0000000	00101010



D4050, SEPTEMBER 1992

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	Supply voltage, V <sub>CC</sub> (see Note 1)	
	Supply voltage, VBB (see Note 1)	
•	Voltage range at any analog input or output	$V_{CC}$ + 0.3 V to $V_{BB}$ $-$ 0.3 V
	Voltage range at any digital input or output	<ul><li>V<sub>CC</sub> + 0.3 V to GND – 0.3 V</li></ul>
	Continuous total dissipation	See Dissipation Rating Table
	Operating free-air temperature range: TP3064A, TP3067A	0°C to 70°C
	TP13064A, TP13067A	40°C to 85°C
	Storage temperature range	65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N pack	age 260°C
	Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package .	300°C

NOTE 1: All voltages are with respect to GND terminal.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DW	1025 mW	8.2 mW/°C	656 mW	533 mW
J	1025 mW	8.2 mW/°C	656 mW	533 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Supply voltage, V <sub>BB</sub>		-4.75	-5	-5.25	٧
High-level input voltage, VIH		2.2			V
Low-level input voltage, VIL				0.6	٧
Common-mode input voltage range, VICR <sup>†</sup>		Ι .		± 2.5	V
Load resistance at GSX, RL		10			kΩ
Load capacitance at GSX, CL				50	рF
Operating free pir temperature T.	TP3064A, TP3067A	0		70	°C
w-level input voltage, V <sub>IL</sub> mmon-mode input voltage range, V <sub>ICR</sub> † ad resistance at GSX, R <sub>L</sub>	TP13064A, TP13067A	-40		85	C

<sup>†</sup> Measure with CMRR > 60 dB.

## electrical characteristics over power supply variations and recommended free-air temperature range (unless otherwise noted)

#### supply current

PARAMETER		TEST CONDITIONS	TP306_A			TP1306_A			UNIT	
		TEST CONDITIONS	MIN	TYP∓	MAX	MIN	TYP‡	MAX	UNIT	
1	0	Power down	No load		0.5	1		0.5	1.2	A
ICC	Supply current from V <sub>CC</sub>	Active			6	10		6	11	mA
	0 1	Power down	No load	0	0.5	1		0.5	1.2	m A
IBB	Supply current from VBB	Active	NO IOBU		6	10		6	11	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $V_{BB} = -5 \text{ V}$ , and  $T_A = 25 ^{\circ}\text{C}$ .

electrical characteristics at  $V_{CC}$  = 5 V  $\pm$  5%,  $V_{BB}$  = -5 V  $\pm$  5%, GND at 0 V,  $T_A$  = 25°C (unless otherwise

## digital interface

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Vон	High-level output voltage	DX	I <sub>H</sub> = -3.2 mA	2.4			V
011 0		DX	1∟ = 3.2 mA			0.4	v
VOL	Low-level output voltage	TSX	IL = 3.2 mA, Drain open			0.4	V
I <sub>IH</sub>	High-level input current		VI = VIH to VCC			±10	μА
I <sub>I</sub> L	Low-level input current	All digital inputs	V <sub>I</sub> = GND to V <sub>I</sub> L			±10	μΑ
loz	Output current in high-impedance state	DX	V <sub>O</sub> = GND to V <sub>CC</sub>			±10	μΑ

## analog interface with transmit amplifier input

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
lı	Input current	VFXI+ or VFXI-	V <sub>I</sub> = -2.5 V to 2.5 V			±200	nA
r <sub>i</sub>	Input resistance	VFXI+ or VFXI-	V <sub>1</sub> = -2.5 V to 2.5 V	10			МΩ
ro	Output resistance		Closed loop, Unit gain		1	3	Ω
	Output dynamic range	GSX	R <sub>L</sub> ≥ 10 kΩ			±2.8	٧
A <sub>V</sub> .	Open-loop voltage amplification	VFXI+ to GSX		5000			
BI	Unity-gain bandwidth	GSX		1	2		MHz
VIO	Input offset voltage	VFXI+ or VFXI-				±20	m۷
CMRR	Common-mode rejection ratio			60			dB
ksvr	Supply voltage rejection ratio			60			dB

## analog interface with receive filter

PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output resistance	VFRO			1	3	Ω
Load resistance		VFRO = ±2.5 V	600			Ω
Load capacitance	VFRO to GND				500	ρF
Output dc offset voltage	VFRO to GND				±200	m∨

 $<sup>\</sup>dagger$  All typical values are at VCC = 5 V, VBB = -5 V, and TA = 25°C.

## analog interface with power amplifiers

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
ħ	Input current		V <sub>PI</sub> = -1 V to 1 V				±100	nA
ri	Input resistance		Vpi =1 V to 1 V		10			МΩ
ro	Output resistance	VPO+ or VPO-	Inverting unity gain			1		Ω
Āv	Voltage amplification	VPO- or VPO+	VPO- = 1.77 Vrms,	R <sub>L</sub> = 600 Ω		-1		
Bı	Unity-gain bandwidth	VPO-	Open loop			400		kHz
VIO	Input offset voltage						±25	m∨
			\/D0	0 kHz to 4 kHz	60			dB
ksvr	Supply voltage rejection	atio of ACC or ABB	VPO – connected to VPI 4 kHz to 50 kHz		36			40
RL	Load resistance		Connected from VPO+ to	VPO-	600			Ω
Cı	Load capacitance						100	рF

D4050, SEPTEMBER 1992

## timing requirements

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>f</sup> clock(M)	Frequency of master clock	MCLX and MCLKR	Depends on the device used and the BCLKX/CLKSEL pin		1.536 1.544 2.048		MHz
fclock(B)	Frequency of bit clock, transmit	BCLKX		64		2.048	MHz
t <sub>r1</sub>	Rise time of master clock	MCLKX and MCLKR			-	50	ns
<sup>t</sup> f1	Fall time of master clock	MCLKX and MCLKR				50	ns
t <sub>r2</sub>	Rise time of bit clock, transmit	BCLKX				50	ns
tf2	Fall time of bit clock, transmit	BCLKX				50	ns
t <sub>w1</sub>	Pulse duration, MCLKX and MCLKR high			160			ns
t <sub>w2</sub>	Pulse duration, MCLKX and MCLKR low			160			ns
t <sub>su1</sub>	Setup time, BCLKX high (and FSX in long- sync mode) before MCLKX↓	frame	First bit clock after the leading edge of FSX	100			ns
tw3	Pulse duration, BCLKX and BCLKR high		V <sub>IH</sub> = 2.2 V	160			ns
t <sub>w4</sub>	Pulse duration, BCLKX and BCLKR low		V <sub>IL</sub> = 0.6 V	160			ns
t <sub>h1</sub>	Hold time, frame sync low after bit clock lo frame only)	w (long		0			ns
<sup>t</sup> h2	Hold time, BCLKX high after frame sync† (frame only)	(short		0			กร
t <sub>su2</sub>	Setup time, frame sync high before bit cloc frame only)	k↓ (long		80	1		ns
<sup>t</sup> d1	Delay time, BCLKX high to data valid		Load = 150 pF plus 2 LSTTL loads	0		180	ns
<sup>t</sup> d2	Delay time, BCLKX high to TSX low		Load = 150 pF plus 2 LSTTL loads			160	ns
t <sub>d3</sub>	Delay time, BCLKX low to data output disa	bled		50		220	ns
<sup>t</sup> d4	Delay time, FSX or BCLKX high to data va frame only)	lid (long	C <sub>L</sub> = 0 pF to 150 pF	20		165	ns
t <sub>su3</sub>	Setup time, DR valid before BCLKR↓			50			ns
th3	Hold time, DR valid after BCLKR or BCLK	•		50			ns
l <sub>su4</sub>	Setup time, FSR or FSX high before BCLK BCLKX‡	R or	Short-frame sync pulse (1- or 2-bit clock periods long) (see Note 2)	50			ns
lh4	Hold time, FSX or FSR high after BCLKX or BCLKR↓	r	Short-frame sync pulse (1- or 2-bit clock periods long) (see Note 2)	100			ns
h5	Hold time, frame sync high after bit clock		Long-frame sync pulse (from 3- to 8-bit clock periods long)	100			ns
w5	Pulse duration of the frame sync pulse (low	level)	64K bit/s operating mode	160			ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $V_{BB}$  = -5 V, and  $T_A$  = 25°C.

NOTE 2: For short-frame sync timing, FSR and FSX must go high while their respective bit clocks are high.

D4050, SEPTEMBER 1992

operating characteristics, over operating free-air temperature range  $V_{CC}$  = 5 V ± 5%,  $V_{BB}$  = -5 V ± 5%, GND at 0 V,  $V_{I}$  = 0 dBm0, f = 1.02 kHz, transmit input amplifier connected for unity gain, noninverting (unless otherwise noted)

#### filter gains and tracking errors

PARAMETER		TEST CONDITIONS†		TYP‡	MAX	UNIT
Maximum peak transmit	TP3064A, TP13064A	3.17 dBm0		2.501		V
overload level	TP3067A, TP13067A	3.14 dBm0		2.492		· ·
Transmit filter gain, absolute (at 0 dBm0)		T <sub>A</sub> = 25°C	-0.15		0.15	dΒ
		f = 16 Hz			-40	
		f = 50 Hz			-30	
		f = 60 Hz			-26	
		f = 200 Hz	-1.8		-0.1	
Transmit filter gain, relativ	e to absolute	f = 300 Hz to 3000 Hz	-0.15		0.15	dB
•		f = 3300 Hz	-0.35		0.05	
		f = 3400 Hz	-0.8	•	0	
		f = 4000 Hz	-		-14	
		f ≥ 4600 Hz (Measure response from 0 Hz to 4000 Hz)			-32	
Absolute transmit gain va		Relative to absolute transmit gain	-0.10		0.10	đВ
		Sinusoidal test method; Reference level = -10 dBm0				
		VFXI+ = -40 to 3 dBm0			±0.2	40
Transmit gain tracking err	Fransmit gain tracking error with level	VFXI+ = -50 to -41 dBm0			±0.4	dB
		VFXI+ = -55 to -51 dBm0			±0.8	
Receive filter gain, absolu	ite (at 0 dBm0)	Input is digital code sequence for 0-dBm0 signal, TA = 25°C	-0.15		0.15	dB
	f < 200 Hz		0.15			
		f ≥ 200 Hz	<u> </u>		0.15	
		f = 300 Hz to 3000 Hz, TA = 25°C	-0.15		0.15	
Receive filter gain, relativ	e to absolute	7 = 3300 Hz	-0.35		0.05	₫B
		f = 3400 Hz	-0.8		0	
		f = 4000 Hz			-14	
Absolute receive gain var and supply voltage	iation with temperature	T <sub>A</sub> = Full range, See Note 3	-0.10		0.10	dB
		Sinusoidal test method; reference input PCM code corresponds to an ideally encoded -10-dBm0 signal				
Receive gain tracking err	or with level	PCM level = -40 to 3 dBm0			±0.2	dВ
		PCM level = -50 to -41 dBm0	· · · · ·		±0.4	
		PCM level = -55 to -51 dBm0		•	±0.8	
Receive output drive volt	age	$R_{\parallel} = 10 \text{ k}\Omega$	1		± 2.5	٧
Transmit and receive gain		Pseudo noise test method; reference input PCM code corresponds to an ideally encoded – 10-dBm0 signal				dB
level (A-law, CCITT C712		PCM level = -40 to -10 dBm0			±0.25	"
		PCM level = -50 to -41 dBm0			±0.30	
		PCM level = -55 to -51 dBm0			±0.45	

<sup>†</sup> Absolute rms signal levels are defined as follows: V<sub>I</sub> = 0 dBm0 = 4 dBm = 1.2276 V at f = 1.02 kHz with R<sub>L</sub> = 600 Ω.



<sup>‡</sup> All typical values are at VCC = 5 V, VBB = -5 V, and TA = 25°C.

NOTE 3: Full range for the TP3064A and TP3067A is 0°C to 70°C. Full range for the TP13064A and TP13067A is -40°C to 85°C.

D4050, SEPTEMBER 1992

operating characteristics, over operating free-air temperature range  $V_{CC}$  = 5 V ± 5%, V<sub>BB</sub> = -5 V ± 5%, GND at 0 V, V<sub>I</sub> = 0 dBm0, f = 1.02 kHz, transmit input amplifier connected for unity gain, noninverting (unless otherwise noted) (see Note 3)

## envelope delay distortion with frequency

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmit delay, absolute (at 0 dBm0)	f = 1600 Hz		290	315	μS
	f = 500 Hz to 600 Hz		195	220	
	f = 601 Hz to 800 Hz		120	145	
	f = 801 Hz to 1000 Hz		50	75	
Transmit filter gain, relative to absolute	f = 1001 Hz to 1600 Hz		20	40	μS
	f = 1601 Hz to 2600 Hz		55	75	
	f = 2601 Hz to 2800 Hz		80	105	
	f = 2801 Hz to 3000 Hz		130	155	
Receive delay, absolute (at 0 dBm0)	f = 1600 Hz		180	200	μS
	f = 500 Hz to 1000 Hz	-40	-25		<u> </u>
	f = 1001 Hz to 1600 Hz	-30	-20		
Receive delay, relative to absolute	f = 1601 Hz to 2600 Hz		70	90	μS
	f = 2601 Hz to 2800 Hz		100	125	•
	f = 2801 Hz to 3000 Hz		140	175	

#### noise

PARAMETER		TEST CONDITIONS†	MIN	TYP	MAX	UNIT
Transmit noise, C-message weighted	TP3064A, TP13064A	VFXI = 0 V	1	9	14	dBmC0
Transmit noise, P-message weighted (see Note 4)	TP3067A, TP13067A	V <sub>FXI</sub> = 0 V		-78	-75	dBm0p
Receive noise, C-message weighted	TP3064A, TP13064A	PCM code equals alternating positive and negative zero		2	4	dBrnC0
Receive noise, P-message weighted	TP3067A, TP13067A	PCM code equals positive zero		-86	-83	dBm0p
		VFXI+ = 0 Vms, f = 0 kHz to 100 kHz, Loop-around measurement			-53	dBm0

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $V_{BB} = -5 \text{ V}$ , and  $T_A = 25 ^{\circ}\text{C}$ .

NOTES: 3. Full range for the TP3064A and TP3067A is 0°C to 70°C. Full range for the TP13064A and TP13067A is -40°C to 85°C.

<sup>4.</sup> Measured by extrapolation from the distortion test result

D4050, SEPTEMBER 1992

operating characteristics, over operating free-air temperature range  $V_{CC}$  = 5 V ± 5%, V<sub>B</sub> = -5 V ± 5%, GND at 0 V, V<sub>I</sub> = 0 dBm0, f = 1.02 kHz, transmit input amplifier connected for unity gain, noninverting (unless otherwise noted) (see Note 3)

nower supply rejection

PARAMETER	TEST CONDITIONS			TYPT	MAX	UNIT
	V <sub>CC</sub> = 5 V + 100 mVrms, VFXI+ = -50 dBm0 (see Note 5)					
	4 2 11 1 2 11 1	A-law	38			dB
Positive power supply rejection, transmit	f = 0 Hz to 4 kHz	μ-law	38			dBC
	f = 4 kHz to 50 kHz		40			dB
	$V_{BB} = -5 V + 100 \text{ mVrms}, VFXI+ = -50 c$	dBm0				
Negative power supply rejection, transmit		A-law	35			dB
	f = 0 Hz to 4 kHz	μ-law	35			dBC
	f = 4 kHz to 50 kHz		40			dB
	PCM code equals positive zero, V <sub>CC</sub> = 5	V + 100 mVrms				
	f = 0 Hz to 4 kHz A-law μ-law	A-law	40			dB
Positive power supply rejection, receive		40			dBC	
	f = 4 kHz to 50 kHz		40			dB
	PCM code equals positive zero, VBB = -	5 V + 100 mVrms				
		A-law	38			dΒ
Negative power supply rejection, receive	f = 0 Hz to 4 kHz	μ-law	38			dBC
	f = 4 kHz to 50 kHz		40			dB
-	0 dBm0, 300 Hz to 3400 Hz input applied to DR (measure individual image signals at VFRO)				-30	dB
Spurious out-of-band signals at the channel output (VFRO)	t = 4600 Hz to 7600 Hz				-33	
	T = 7600 Hz to 8400 Hz				-40	dB
	f = 8400 Hz to 100,000 Hz				-40	

<sup>†</sup> All typical values are at VCC = 5 V, VBB = -5 V, and TA = 25°C.

<sup>‡</sup> The unit dBC applies to C-message weighting.

NOTES: 3. Full range for the TP3064A and TP3067A is 0°C to 70°C. Full range for the TP13064A and TP13067A is -40°C to 85°C.

<sup>5.</sup> The TP13064A and TP3064A are measured using C-message filter. The TP13067A and TP3067A are measured using P-message weighted filter.

D4050, SEPTEMBER 1992

operating characteristics, over operating free-air temperature range  $V_{CC}$  = 5 V ± 5%,  $V_{BB}$  = -5 V ± 5%, GND at 0 V,  $V_I$  = 0 dBm0, f = 1.02 kHz, transmit input amplifier connected for unity gain, noninverting (unless otherwise noted)

#### distortion

PARAMETER	TEST CONDITION	S	MIN	TYP	MAX	UNIT#
Signal-to-total distortion ratio, transmit or	Sinusoidal test method (see Note 5)		i			
	Level = 3 dBm0		33			
	Level = 0 dBm0 to -30 dBm0		36			
receive half-channel	Level = -40 dBm0	Transmit	29			
		Receive	30			dBC
	Level = -55 dBm0	Transmit	14			
	ECTOT = -33 dollid	Receive	15			
Single-frequency distortion products, transmit					-46	dΒ
Single-frequency distortion products, receive	n products, receive				-46	dB
Intermodulation distortion	Loop-around measurement, VFXI+ = -4 dBm0 to -21 dBm0, Two frequencies in the range of 300 h	1z to 3400 Hz			-41	dB
	Pseudo noise test method					
	Level = -3 dBm0	<del></del>	33			
Signal-to-total distortion ratio, transmit	Level = -6 dBm0 to -27 dBm0 Level = -34 dBm0 Level = -40 dBm0 Level = -55 dBm0		36			
half-channel (A-Law) (CCITT G.714)			33.5			dB
			28.5			
			13.5			
	Pseudo noise test method					
	Level = -3 dBm0		33			
Signal-to-distortion ratio, receive	Level = -6 dBm0 to -27 dBm0		36		-	
half-channel (A-law) (CCITT G.714)	Level = -34 dBm0		34.2			dB
	Level = -40 dBm0		30			
	Level = -55 dBm0		15			

#### crosstalk

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Crosstalk, transmit-to-receive	f = 300 Hz to 3000 Hz, DR at steady PCM code		~90	-75	dB
Crosstalk, receive-to-transmit (see Note 6)	VFXI = 0 V, f = 300 Hz to 3000 Hz		-90	-72	dB

#### power amplifiers

PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
Maximum 0 dBm0 rms level for better than ±0.1 dB linearity over the range if -10 dBm0 to 3 dBm0	Balanced load, RL, connected between VPO+ and VPO-				
	R <sub>L</sub> = 600 Ω	3.3			
	R <sub>L</sub> = 1200 Ω	3.5			VRMS
	R <sub>L</sub> = 30 kΩ	4			111410
Signal/distortion	R <sub>L</sub> = 600 Ω	50			dB

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, and T<sub>A</sub> = 25°C.



<sup>&</sup>lt;sup>‡</sup> The unit dBC applies to C-message weighting.

NOTES: 5. The TP13064A and TP3064A are measured using C-message filter. The TP13067A and TP3067A are measured using P-message

<sup>6.</sup> Receive-to-transmit crosstalk is measured with a -50 dBm0 activation signal applied to VFXI+.

DR




Figure 1. Short-Frame Sync Timing

**D4050, SEPTEMBER 1992** 

#### PARAMETER MEASUREMENT INFORMATION




Figure 2. Long-Frame Sync Timing

#### **APPLICATION INFORMATION**

#### power supplies

While the pins of the TP1306\_A and TP306\_A families are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


# APPLICATION INFORMATION

P3E D

# power supplies (continued)

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. VCC and V<sub>BB</sub> supplies should be decoupled by connecting 0.1-μF decoupling capacitors to this common point. These bypass capacitors must be connected as close as possible to the V<sub>CC</sub> and V<sub>BB</sub> pins.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V<sub>CC</sub> and V<sub>BB</sub> with 10-µF capacitors.



NOTES: A. Transmit gain = 20 y log 
$$\left(\frac{\text{R1} + \text{R2}}{\text{R2}}\right)$$
 (R1 + R2)  $\geq$  10 k $\Omega$   
B. Receive gain = 20 y log  $\left(\frac{2 \times \text{R3}}{\text{R4}}\right)$  R4  $\geq$  10 k $\Omega$ 

Figure 3. Typical Asynchronous Application

