OKI Semiconductor

ML63512A/63514A

4-Bit Microcontroller with Built-in Level Detector, Melody Circuit, and Comparator, Operating at 0.9 V (Min.)

GENERAL DESCRIPTION

The ML63512A/63514A is a CMOS 4-bit microcontroller with built-in level detector and operates at 0.9 V (min.).

The ML63512A/63514A is an M6351x series mask ROM-version product of OLMS-63K family, which employs Oki's original CPU core nX-4/250.

The program memory capacity and data memory capacity of the ML63512A differ from those of the ML63514A.

48-pin TQFP and 64-pin TQFP packages are available for the ML63512A and ML63514A.

The series devices also include the ML63512/63514 to which capacitors for high-speed RC oscillation can be connected externally.

FEATURES

• Extensive instruction set

407 instructions

Transfer, rotate, increment/decrement, arithmetic operations, comparison, logic operations, mask operations, bit operations, ROM table reference, stack operations, flag operations, jump, conditional branch, call/return, control.

• Wide variety selection of addressing modes

Indirect addressing of four data memory types, with current bank register, extra bank register, HL register and XY register.

Data memory bank internal direct addressing mode.

• Processing speed

Two clocks per machine cycle, with most instructions executed in one machine cycle. Minimum instruction execution time $: 61 \ \mu s$ (@ 32.768 kHz system clock)

1 μs (@ 2 MHz system clock)

• Clock generation circuit Low-speed clock

High-speed clock

- : Crystal oscillation or RC oscillation selectable by mask option (30 to 80 kHz)
- : Ceramic oscillation or RC oscillation selectable by mask option (2 MHz max.)
- Program memory space ML63512A: 4K words ML63514A: 8K words Basic instruction length is 16 bits/1 word
- Data memory space ML63512A: 128 nibbles

ML63514A: 256 nibbles

• Stack level	
Call stack level	: 16 levels
Register stack level	: 16 levels

• I/O ports

•

Input ports: Selectable as input with pull-up resistor/high-impedance input Output ports: N-channel open drain output (can directly drive LEDs) Input-output ports: Selectable as input with pull-up resistor/high-impedance input

Selectable as N-channel open drain output/CMOS output Can be interfaced with external peripherals that use a different power supply than this device uses. (Power to the output port is supplied from V_{DDI} (separate power suply)) Number of ports:

(For 48-pin packages)	
Input port	: 1 port × 4 bits
Output port	: 1 port \times 4 bits
Input-output port	: $6 \text{ ports} \times 4 \text{ bits}$
(For 64-pin packages)	*
Input port	: 1 port × 4 bits
Output port	: 1 port \times 4 bits
Input-output port	: 9 ports \times 4 bits
 Melody output function 	
Melody sound frequency	: 529 to 2979 Hz (@ 32.768 kHz)
Tone length	: 63 varieties
Tempo	: 15 varieties
Melody data	: Stored in the program memory
Number of ports	: 1 (dedicated pin)
Buzzer driver signal output	: 4 kHz (@ 32.768 kHz)
• Level detector	
Conversion time	: Approx. 183 μs (@ 32.768 kHz)
Dedicated input pins	: 2 pins (switched by software; for the secondary functions of the input ports)
Detection level	: 12 levels
• Comparator	
Offset voltage	: 50 mV max. ($V_{DD} = 1.5 V$)
Comparison time	: Approx. 183 μs (@ 32.768 kHz)
Number of channels	: 1 (for the secondary functions of the input ports)

• Reset function Reset through RESETB pin (RESETB pin can be pulled up by mask option)

• Power supply backup Backup circuit (voltage multiplier) enables operation at 0.9 V minimum

• Timers and counter 8-bit timer × 2 Selectable as auto-reload mode/capture me 15-bit time base counter × 1 1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, 64 Hz, 12 can be read (@ 32.768 kHz)	ode/clock frequency measurement mode 8 Hz, 256 Hz, 512 Hz, 1 kHz, and 2 kHz signals
• Serial port	
Mode	Selectable as UART mode/synchronous mode
UART communication speed	2TBCCLK, TBCCLK, 1/2TBCCLK, Timers 0 & 1 overflow 24 kbps Max. (when 2TBCCLK @ 80 kHz selected)
Clock frequency in synchronous mode	30 to 80 kHz (internal clock mode), external clock frequency
Data length	5 to 8 bits
• Interrupt sources	
External interrupt (4 sources)	Selectable as rising edge/falling edge/both rising and falling edges
Internal interrupt (10 sources)	Time base interrupt × 4 (2, 4, 16, and 32 Hz @ 32.768 kHz) Timer interrupt × 2 Level detector interrupt × 1 Serial port reception interrupt × 1 Serial port transmission interrupt × 1 Melody end interrupt × 1
• Operating Temperature -20 to +70°C	
• Supply voltage	
When backup used	: 0.9 to 1.8 V
When backup not used	 (Maximum operating frequency 1 MHz) 1.8 to 3.5 V (When Level detector or Comparator is used, maximum operating frequency 2 MHz) 1.8 to 5.5 V (When Level detector and Comparator are not used maximum operating frequency
	2 MHz)
• Package options:	
48-pin plastic TQFP (TQFP48-P-0707-0.50-K)	(Product name: ML63512A-xxxTB, ML63514A-xxxTB)
64-pin plastic TQFP (TQFP64-P-1010-0.50-K)	(Product name: ML63512A-xxxTP, ML63514A-xxxTP)
	xxx indicates a code number.

BLOCK DIAGRAM

An asterisk (*) indicates the port secondary function. The power to the circuits corresponding to the signal names inside [is supplied from V_{DDI} (power supply for interface).



⁺Port 6 (P6.0 to P6.3), Port 9 (P9.0 to P9.3) and Port A (PA.0 to PA.3) are only provided for the 64pin packages.

PIN CONFIGURATION (TOP VIEW)



48-Pin Plastic TQFP

PIN CONFIGURATION (TOP VIEW) (continued)



64-Pin Plastic TQFP

Note: Pins marked as (NC) are no-connection pins which are left open.

PIN DESCRIPTIONS

The basic functions of each pin of the ML63512A/63514A are described in Table 1.

A symbol with a slash (/) denotes a pin that has a secondary function.

Refer to Table 2 for secondary functions.

For type, "—" denotes a power supply pin, "I" an input pin, "O" an output pin, and "I/O" an inputoutput pin.

For pin, "TB" denotes a 48-pin flat package (48TQFP), and "TP" a 64-pin flat package (64TQFP).

		Pin		Pin		-	pe Description	
Function	Symbol	тв	ТР	Туре				
	V _{DD}	23	29	_	Positive power supply			
	V _{SS}	22, 32	28, 42		Negative power supply			
	V _{DDI}	21	27		Positive power supply pin for external interface (PORT8 supply)			
Dowor	Vaai	07	27		Positive power supply pin for internal logic (internally generated).			
Fundy	VDDL	21	57		A capacitor C_{I} (0.1 $\mu F)$ should be connected between this pin and $V_{SS}.$			
Supply		04	20		Voltage multiplier pin for power supply backup (internally generated).			
	VDDH	24	30	_	A capacitor C_h (1.0 $\mu F)$ should be connected between this pin and $V_{SS}.$			
	CB1	25	35		Pins to connect a capacitor for voltage multiplier.			
	CB2	26	36	_	A capacitor (1.0 $\mu\text{F})$ should be connected between CB1 and CB2.			
					Low-speed clock oscillation pins.			
	XT0	28	38	I	Crystal oscillation or RC oscillation is selected by the mask option.			
					If crystal oscillation is selected, connect a crystal between XTO and			
					XT1, and connect capacitor (C_G) between XT0 and V_{SS} .			
	XT1	29	39	0	If RC oscillation is selected, connect external oscillation resistor			
					(R _{CRL}) between XTO and XT1.			
Oscillation					High-speed clock oscillation pins.			
	OSCO	33	43		Ceramic oscillation or RC oscillation is selected by the mask option.			
OSC0					If ceramic oscillation is selected, connect a ceramic resonator			
					between OSCO and OSC1, and connect capacitor (C_{L0} , C_{L1}) between			
					OSCO and V_{SS} , OSC1 and V_{SS} .			
	OSC1	34	44	0	If RC oscillation is selected, connect external oscillation resistor			
					(R _{CRH}) between OSC0 and OSC1.			
Toet	TST1B	30	40	I	Input pins for testing.			
	TST2B	31	41	I	A pull-up resistor is internally connected to these pins.			
					Reset input pin.			
					Setting this pin to "L" level puts this device into a reset state.			
Reset	RESETB	35	45	I	Then, setting this pin to "H" level starts executing an instruction			
					from address 0000H.			
					An internal or external pull-up resistor is selected by mask option.			
Melody	MD	36	46	0	Melody output pin (non-inverted output)			

Table 1 Pin Descriptions (Basic Functions)

Table 1	Pin Descriptions	(Basic Functions)	(continued)
---------	------------------	-------------------	-------------

Function	Cumple of	Pin		Turne	Description
Function	Symbol	ТВ	TP	туре	Description
	P0.0/INT0	37	51		4-bit input-output ports.
	P0.1/INT1	38	52		In input mode, pull-up resistor input or high-impedance
	P0.2/INT2	39	53	1/0	input is selectable for each bit.
	P0.3/INT3	40	54		In output mode, N-channel open drain output or CMOS
	P1.0/				output is selectable for each bit.
	TM0CAP/	41	55		
	TM00VF				
	P1.1/			1/0	
	TM1CAP/	42	56	1/0	
	TM10VF				
	P1.2/T0CK	43	57		
	P1.3/T1CK	44	58		
	P2.0/TBCCLK	45	59		
Port	P2.1/HSCLK	46	60	1/0	
FUIL	P2.2	47	61	1/0	
	P2.3	48	62		
	P3.0/RXD	1	3		
	P3.1/TXC	2	4	1/0	
	P3.2/RXC	3	5	1/0	
	P3.3/TXD	4	6		
	P4.0	5	7		
	P4.1	6	8	1/0	
	P4.2	7	9	1/0	
	P4.3	8	10		
	P5.0	9	11		
	P5.1	10	12	I/∩	
	P5.2	11	13	1/0	
	P5.3	12	14		

Function Symbol		Pin		Turne	Description		
Function	Symbol	ТВ	TP	туре	Description		
	P6.0	_	15		4-bit input-output port.		
	P6.1	_	16		input is selectable for each bit.		
	P6.2	_	17	1/0	In output mode, N-channel open drain output or CMOS		
	P6.3	_	18	-	Note that these pins are available for only a 64-pin package.		
	P7.0/CMPIN	13	19		4-bit input port.		
	P7.1/CMPREF	14	20		Pull-up resistor input or high-impedance input is selectable		
	P7.2/LDIN0	15	21		for each bit.		
	P7.3/LDIN1	16	22				
Port	P8.0	17	23		4-bit output port.		
	P8.1	18	24	0	N-channel open drain output.		
	P8.2	19	25				
	P8.3	20	26				
	P9.0	_	47		4-bit input-output ports.		
	P9.1	_	48		In input mode, pull-up resistor input or high-impedance		
	P9.2	_	49	1/0	input is selectable for each bit.		
	P9.3	_	50		In output mode, N-channel open drain output or CMOS		
	PA.0	_	63		output is selectable for each bit.		
	PA.1	_	64	1/0	Note that these pins are available for only a 64-pin package.		
	PA.2	_	1	1/0			
	PA.3	—	2	1			

Table 1 Pin Descriptions (Basic Functions) (continued)

Table 2 shows the secondary functions of each pin of the ML63512A/63514A.

	<u> </u>	Р	in	-	_		
Function	Symbol	ТВ	ТР	Туре	Description		
	P0.0/INT0	37	51	I	External 0 interrupt input pin. Edge detection can be selected from one of a rising edge, a falling edge, or both rising and falling edges.		
External	P0.1/INT1	38	52	I	External 1 interrupt input pin. Edge detection can be selected from one of a rising edge, a falling edge, or both rising and falling edges.		
Interrupt	P0.2/INT2	39	53	Ι	External 2 interrupt input pin. Edge detection can be selected from one of a rising edge, a falling edge, or both rising and falling edges.		
	P0.3/INT3	40	54	Ι	External 3 interrupt input pin. Edge detection can be selected from one of a rising edge, a falling edge, or both rising and falling edges.		
Conturo	P1.0/TM0CAP	41	55	Ι	Timer 0 (TM0) capture trigger input pin.		
Capture	P1.1/TM1CAP	42	56	Ι	Timer 1 (TM1) capture trigger input pin.		
P1.0/TM00VF 41		55	0	Timer 0 (TM0) overflow flag output pin.			
Timor	P1.1/TM10VF	42	56	0	Timer 1 (TM1) overflow flag output pin.		
Timer	P1.2/T0CK	43	57	Ι	Timer 0 (TM0) external clock input pin.		
	P1.3/T1CK	P1.3/T1CK 44 58		Ι	Timer 1 (TM1) external clock input pin.		
Oscillation	P2.0/TBCCLK	45	59	0	Low-speed oscillation clock output pin.		
Output	P2.1/HSCLK	46	60	0	High-speed oscillation clock output pin.		
	P3.0/RXD	1	3	Ι	Serial port receive data input pin.		
Serial	P3.1/TXC 2 4 I/O P3.2/RXC 3 5 I/O		4	I/O	Sync serial port clock input-output pin. Transmit sync clock input-output pin when a serial port is used synchronously. Transmit clock output when this device is used as a master processor. Transmit clock input when this device is used as a slave processor.		
Port			1/0	Sync serial port clock input-output pin. Receive sync clock input-output pin when a serial port is used synchronously. Receive clock output when this device is used as a master processor. Receive clock input when this device is used as a slave processor.			
P3.3/TXD 4 6		0	Serial port transmit data output pin.				
Comparator	P7.0/CMPIN	13	19	I	Comparator analog input pin.		
oomparator	P7.1/CMPREF	14	20	Ι	Comparator reference voltage input pin.		
Level	P7.2/LDIN0	15	21		Level detector analog input pin.		
Detector	P7.3/LDIN1	16	22	I	Level detector analog input pin.		

Table 2 Pin Descriptions (Secondary Functions)

ABSOLUTE MAXIMUM RATINGS

				$(V_{SS} = 0 V)$
Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage 1	V _{DD}	Ta = 25°C	-0.3 to +5.8	V
Power Supply Voltage 2	V _{DDI}	Ta = 25°C	-0.3 to +5.8	V
Power Supply Voltage 3	V _{DDH}	Ta = 25°C	-0.3 to +5.8	V
Power Supply Voltage 4	V _{DDL}	Ta = 25°C	-0.3 to +5.8	V
Input Voltage 1	V _{IN1}	V _{DD} Input, Ta = 25°C	-0.3 to V _{DD} + 0.3	V
Input Voltage 2	V _{IN2}	V _{DDI} Input, Ta = 25°C	–0.3 to V _{DDI} + 0.3	V
Output Voltage 1	V _{OUT1}	V _{DD} Output, Ta = 25°C	-0.3 to V _{DD} + 0.3	V
Output Voltage 2	V _{OUT2}	V _{DDI} Output, Ta = 25°C	-0.3 to V _{DDI} + 0.3	V
Output Voltage 3	V _{OUT3}	V _{DDH} Output, Ta = 25°C	-0.3 to V _{DDH} + 0.3	V
Storage Temperature	T _{STG}	—	-55 to +150	°C
Power Dissipation	PD	Ta = 25°C	60	mW

RECOMMENDED OPERATING CONDITIONS

• When backup is used

			(V	ss = 0 V)	
Parameter	Symbol	Condition	Range	Unit	
Operating Temperature	T _{op}	—	-20 to +70	°C	
Operating Voltage	V _{DD}	—	0.9 to 1.8	V	
Operating voltage	V _{DDI}	—	0.9 to 3.5	V	
Crystal Oscillation Frequency	f _{XT}	_	30 to 80	kHz	
Low-Speed RC Oscillator	£	D 1 MO 100/	20	LU -	
Frequency	I I CRL	$\square CR\Gamma = 1 \text{ INIZZ} \mp 10\%$	32	KHZ	
External High-Speed RC	D.		100 to 200	ko	
Oscillator Resistance	n CRH	vDD = 0.9 (0 1.8 v	100 10 300	KS2	

• When backup is not used

			(\	/ _{SS} = 0 V)	
Parameter	Symbol	Condition	Range	Unit	
Operating Temperature	T _{op}	—	-20 to +70	°C	
		—	1.8 to 3.5		
Operating Voltage	V _{DD}	When Level detector and	1 0 to 5 5		
Operating voltage		Comparator are not used	1.8 10 5.5	V	
	V _{DDI}	_	1.8 to 5.5		
Crystal Oscillation Frequency	f _{XT}	_	30 to 80	kHz	
Low-Speed RC Oscillator	£	D 1 MO . 100/	20	ku-	
Frequency	ICRL	$H_{CRL} = 1 MS2 \pm 10\%$	32	KHZ	
External High-Speed RC	D		15 to 000	ko	
Oscillator Resistance	KCRH	V _{DD} = 1.8 to 5.5 V	15 to 300	KS5	
Caramia Oscillation Eroquanov	t	V _{DD} = 2.2 to 5.5 V	300k to 1M	11-	
	ICM	V _{DD} = 2.7 to 5.5 V	200k to 2M	- Hz	

ELECTRICAL CHARACTERISTICS

DC Characteristics

• When backup is used

Parameter	Symbol	Conditio	Min.	Тур.	Max.	Unit	Mea- suring Circuit	
Supply Current 1		CPU is in HALT state	Ta = 25°C	4.8	5.3	5.8		
	I _{DD1}	High-speed oscillation stop	Ta = -20 to +50°C		5.3	9.0	μA	
		Level detector stop	Ta = -20 to +70°C	—	5.3	15.0		
Supply Current 2	I _{DD2}	CPU operating	Ta = 25°C	12.0	13.0	14.0	μΑ	
		High-speed oscillation stop Level detector stop	Ta = -20 to +50°C		13.0	16.0		1
			Ta = -20 to +70°C	—	13.0	24.0		
Supply Current 3	I _{DD3}	CPU operating at High-speed oscilla Level detector (for a soft duty of		10.0	35.0	μA	1	
Supply Current 4	I _{DD4}	CPU operating at h High-speed RC o R _{CRH} = 100	CPU operating at high speed High-speed RC oscillation $R_{CRH} = 100 k\Omega$				μA	

 $(V_{DD} = V_{DDI} = 1.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C}$ unless otherwise specified)

• When backup is not used

Parameter	Symbol	Conditio	Condition			Max.	Unit	Mea- suring Circuit
		CPU is in HALT state	Ta = 25°C	2.1	2.4	2.7		
Supply Current 1	I _{DD1}	High-speed oscillation stop	Ta = -20 to +50°C	_	2.4	7.0	μA	
		Level detector stop	Ta = -20 to +70°C	—	2.4	10.0		
		CPU operating	Ta = 25°C	5.0	6.0	7.0		
Supply Current 2	I _{DD2}	High-speed oscillation stop	Ta = -20 to +50°C	_	6.0	9.0	μA	
		Level detector stop	Ta = -20 to +70°C	_	6.0	15.0		
Supply Current 3	I _{DD3}	CPU operating at High-speed oscilla Level detector (for a soft duty of	CPU operating at low speed High-speed oscillation stop Level detector active (for a soft duty of about 3%)		6.0	25.0	μA	1
Supply Current 4	I _{DD4}	CPU operating at H High-speed RC o R _{CRH} = 100	$\begin{array}{c} \text{CPU operating at high speed} \\ \text{High-speed RC oscillation} \\ \text{R}_{\text{CRH}} = 100 \text{ k}\Omega \end{array}$		410.0	550.0	μA	
Supply Current 5	I _{DD5}	CPU operating at h High-speed ceramic (ceramic oscillatio	nigh speed c oscillation n, 2 MHz)	_	850.0	1000.0	μA	

1	(Vnn = Vnn =	30V Ve	= 0 V Ta =	-20 to +70	°C unless	otherwise	specified)
	(⊻DD – ⊻DDI –	· J.U V, VSS	; – 0 v, ia –	-2010 ± 10	o unicaa	011161 10136	specifieu)

Parameter (Pin Name)	Symbol	Condition	Min.	Тур.	Max.	Unit	Mea- suring
		High-speed clock stop V _{DD} = 1.5 V	2.8	_	3.0	v	
V _{DDH} Voltage	VDDH	High-speed clock oscillation (RC oscillation, $R_{CRH} = 100 \text{ k}\Omega$)	2.0		_	V	
	V	High-speed clock stop	1.0	1.5	2.0	V	
V _{DDL} voltage	VDDL	High-speed clock oscillation	2.0	—	2.7	V	
Crystal Oscillation Start Voltage	V _{STA}	Oscillation start time: within 5 seconds	1.2		_	V	
Crystal Oscillation Hold Voltage	V _{HOLD}	—	0.9	_	_	V	
External Crystal Oscillator Capacitance	C _G	—	5.0	_	25.0	pF	
Internal Crystal Oscillator Capacitance	CD	—	20.0	25.0	30.0	pF	1
Internal Low-Speed RC Oscillator Capacitance	C _{XT}	—	10.0	15.0	20.0	pF	
Internal High-Speed RC Oscillator Capacitance	C _{OS}	—	8.0	12.0	16.0	рF	
Input Pin Capacitance (P0.0 to P0.3) (P1.0 to P1.3) : (P7.0 to P7.3) (P9.0 to P9.3) (PA.0 to PA.3)	CIN	—	_		5.0	pF	

(V_{DD} = V_{DDI} = 1.5 V, V_{SS} = 0 V, Ta = -20 to +70 ^{\circ}C unless otherwise specified)

Parameter (Pin Name)	Symbol	Conc	dition	Min.	Тур.	Max.	Unit	Mea- suring Circuit
Output Current 1			V _{DD} = 1.5 V	-2.5	-1.3	-0.2	mA	
(P0.0 to P0.3) (P1.0 to P1.3)	I _{OH1}	V _{OH1} = V _{DD} - 0.5 V	V _{DD} = 3.0 V	-6.0	-3.5	-1.0	mA	
:			V _{DD} = 5.0 V	-8.5	-5.0	-1.5	mA	
(P6.0 to P6.3)			V _{DD} = 1.5 V	0.2	1.3	2.5	mA	
(P9.0 to P9.3) (PA.0 to PA.3)	I _{OL1}	V _{0L1} = 0.5 V	V _{DD} = 3.0 V	1.0	3.0	6.0	mA	
(MD)			$V_{DD} = 5.0 V$	1.5	3.7	8.5	mA	
Output Current 2	I _{OH2Z}	$V_{OH2} = V_{DD}$		_	—	1.0	μA	
(P8.0 to P8.3)	D to P8.3)		V _{DDI} = 1.5 V	3.0	7.5	14.0	mA	
		V _{0L2} = 0.5 V	V _{DDI} = 3.0 V	6.0	12.0	20.0	mA	
			V _{DDI} = 5.0 V	8.0	15.0	28.0	mA	
Output Current 3	I _{OH3R}	V _{OH3R} = V _{DDH} – 0.5 V	$V_{DD} = V_{DDH} = 3.0 V$	-2.5	-1.5	-0.2	mA	A A A A A
(OSC1)			$V_{DD} = V_{DDH} = 5.0 V$	-3.5	-1.8	-0.5	mA	
	I _{OL3R}	V _{0L3R} = 0.5 V	$V_{DD} = V_{DDH} = 3.0 V$	0.2	1.5	2.5	mA	
			$V_{DD} = V_{DDH} = 5.0 V$	0.5	1.8	3.5	mA	
		V _{OH3C} = V _{DDH} – 0.5 V	$V_{DD} = V_{DDH} = 3.0 V$	-300	-160	-60	μA	
	IOH3C		$V_{DD} = V_{DDH} = 5.0 V$	-400	-240	-100	μA	
			$V_{DD} = V_{DDH} = 3.0 V$	60	170	300	μA	
	IOL3C	$v_{0L3C} = 0.5 v$	$V_{DD} = V_{DDH} = 5.0 V$	100	210	400	μA	
Output Leakage (P0.0 to P0.3) (P1.0 to P1.3) :	I _{OOH}	V _{OH} = V _{DD}			_	1.0	μA	-
(P6.0 to P6.3) (P8.0 to P8.3) (P9.0 to P9.3) (PA.0 to PA.3)	I _{OOL}	V _{OL} = V _{SS}		-1.0			μΑ	

(V_{DD} = V_{DDI} = 1.5 V, V_{SS} = 0 V, Ta = -20 to +70°C unless otherwise specified)

Parameter (Pin Name)	Symbol	Cond	dition	Min.	Тур.	Max.	Unit	Mea- suring Circuit
Input Current 1	I _{IH1U}	$V_{IH1} = V_{DD}$ (when pu	lled up)	_	_	1.0	μA	
(P0.0 to P0.3) (P1.0 to P1.3)		VV.	V _{DD} = 1.5 V	-8.0	-4.0	-1.0	μΑ Ο μΑ	
(F1.0 t0 F1.3) E	I _{IL1U}	viL1 = vss (when pulled up)	$V_{DD} = 3.0 V$	-60.0	-30.0	-10.0		
(P7.0 to P7.3)			$V_{DD} = 5.0 V$	-150.0	-90.0	-23.0	μA	
(P9.0 to P9.3) (PA 0 to PA 3)	I _{IH1Z}	$V_{IH1} = V_{DD}$ (in a high-	-impedance state)	_	—	1.0	μA	
(17.0 10 17.0)	I _{IL1Z}	V _{IL1} = V _{SS} (in a high-	-1.0	—	—	μA		
Input Current 2 (RESETB)	I _{IH2}	$V_{IH2} = V_{DD}$		-	_	1.0	μA]
	I _{IL2}	V _{IL2} = V _{SS} (when pulled up)	V _{DD} = 1.5 V	-45.0	-20.0	-2.0	μΑ μΑ 3	I
			V _{DD} = 3.0 V	-260.0	-120.0	-30.0		
			V _{DD} = 5.0 V	-870.0	-300.0	-70.0	μA	
Input Current 3		$V_{IL3} = V_{SS}$	$V_{DD} = V_{DDH} = 3.0 \text{ V}$	-350.0	-170.0	-30.0	μA	
(OSC0)	IIL3	(when pulled up)	$V_{DD} = V_{DDH} = 5.0 V$	-750.0	-450.0	-200.0	μA	_
	I _{IH3R}	V _{IH3} = V _{DDH}		_	_	1.0	μA	
	I _{IL3R}	V _{IL3} = V _{SS}		-1.0	_		μA	
Input Current 4	I _{IH4}	V _{IH4} = V _{DD}		_		0.1	μA	
(TST1B, TST2B)		V V.	V _{DD} = 1.5 V	-120.0	-60.0	-10.0	μA	
	I _{IL4}	V _{IL4} = V _{SS} (when pulled up)	V _{DD} = 3.0 V	-600.0	-350.0	-100.0	μA	
			V _{DD} = 5.0 V	-1320.0	-770.0	-220.0	μΑ	1

(V_{DD} = V_{DDI} = 1.5 V, V_{SS} = 0 V, Ta = –20 to +70°C unless otherwise specified)

Parameter (Pin Name)	Symbol	Condition	Min.	Тур.	Max.	Unit	Mea- suring Circuit
Input Voltage 1		V _{DD} = 1.5 V	1.2		1.5	V	
(P0.0 to P0.3)	V _{IH1}	V _{DD} = 3.0 V	2.4		3.0	V	
(F1.010F1.3) E		V _{DD} = 5.0 V	4.0	_	5.0	V	
(P7.0 to P7.3)		V _{DD} = 1.5 V	0.0	_	0.3	V	
(P9.0 to P9.3) (PA 0 to PA 3)	VIL1	V _{DD} = 3.0 V	0.0	_	0.6	V	
(PA.0 to PA.3)		V _{DD} = 5.0 V	0.0		1.0	V	
Input Voltage 2		$V_{DD} = V_{DDH} = 3.0 V$	2.4		3.0	V	
(OSC0)	VIH2	$V_{DD} = V_{DDH} = 5.0 V$	4.0		5.0	V	
	V	$V_{DD} = V_{DDH} = 3.0 V$	0.0	_	0.6	V	
	VIL2	$V_{DD} = V_{DDH} = 5.0 V$	0.0	—	1.0	V	
Input Voltage 3	V _{IH3}	V _{DD} = 1.5 V	1.35		1.50	V	
(RESETB)		V _{DD} = 3.0 V	2.4	—	3.0	V	4
(TST1B, TST2B)		$V_{DD} = 5.0 V$	4.0	_	5.0	V	
		V _{DD} = 1.5 V	0.00	_	0.15	V	
	V _{IL3}	$V_{DD} = 3.0 V$	0.0	_	0.6	V	
		$V_{DD} = 5.0 V$	0.0	—	1.0	V	
Hysteresis Width (P0.0 to P0.3) (P1.0 to P1.3)		V _{DD} = 1.5 V	0.05	0.10	0.30	V	
: (P7.0 to P7.3) (P9.0 to P9.3)	∆VT	V _{DD} = 3.0 V	0.2	0.5	1.0	V	
(PA.U to PA.3) (RESETB) (TST1B, TST2B)		V _{DD} = 5.0 V	0.25	1.00	1.50	V	

(V_{DD} = V_{DDI} = 1.5 V, V_{SS} = 0 V, Ta = -20 to +70 ^{\circ}C unless otherwise specified)

Hysteresis width



Measuring circuit 1



Measuring circuit 2



Measuring circuit 3



Measuring circuit 4



*5 Measured at the specified input pins.

AC Characteristics (Serial Interface, Serial Port)

(V_{DD} = 0.9 to 5.5 V, V_{DDH} = 1.8 to 5.5 V, V_{SS} = 0 V, V_{DDI} = 0.9 to 5.5 V, Ta = -20 to $+70^{\circ}$ C unless otherwise specified)

(1) Synchronous Communication

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
TXC/RXC Input Fall Time	t _f	—		—	1.0	μs
TXC/RXC Input Rise Time	tr	—	—	—	1.0	μs
TXC/RXC Input "L" Level Pulse Width	t _{CWL}	—	0.8	_		μs
TXC/RXC Input "H" Level Pulse Width	t _{CWH}	—	0.8	_		μs
TXC/RXC Input Cycle Time	t _{CYC}	—	2.0	—		μs
	t _{CYC1(0)}	CPU operating at 32.768 kHz	_	30.5		μs
TXC/RXC Output Cycle Time	t _{CYC2(0)}	CPU operating at 2 MHz V _{DD} = V _{DDH} = 2.7 to 5.5 V	_	0.5	_	μs
TXD Output Delay Time	t _{DDR}	Output load capacitance 10 pF	_	—	0.4	μs
RXD Input Setup Time	t _{DS}	—	0.5	—		μs
RXD Input Hold Time	t _{DH}	—	0.8	—	—	μs

Synchronous communication timing

("H" level = 4.0 V, "L" level = 1.0 V)



(2) UART Communication

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Transmit Baud Rate	T _{BRT}	T _{BRT} = 1/f _{BRT} T _{CR} = 1/f _{OSC}	T _{BRT} -T _{CR}	T _{BRT}	T _{BRT} +T _{CR}	S
Receive Baud Rate	R _{BRT}	R _{BRT} = 1/f _{BRT}	R _{BRT} ×0.97	R _{BRT}	R _{BRT} ×1.03	S

f_{BRT}: Baud rates (2TBCCLK, TBCCLK, 1/2TBCCLK, Timer 0/1 overflow)

UART communication timing ("H" level = 4.0 V, "L" level = 1.0 V)



AC Characteristics

$(V_{DD} = V_{DDI} = 0.9 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ Ta} = -20 \text{ to } + 70^{\circ}\text{C}$ unless otherwise specified)										
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit				
External Interrupt Enable Pulse Width (Rising Edge)	t _{WH}		20			ns				
External Interrupt Enable Pulse Width (Falling Edge)	t _{WL}	_	20	_		ns				
External Interrupt Disable Time	t _{NUL}	Interrupt enable, MIE = 1 CPU operating under the NOP instruction System clock: 32.768 kHz	13.0	_	65.1	μs				

AC characteristics timing



$(V_{DD} = 0.9 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C})$								
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks	
Comparator Offset	Vert				20	m\/		
Voltage	VCOTT	—	_		30	IIIV		
Comparator Input			Max		N	V		
Voltage	vcin	—	V SS	_	VDD	v	CMPIN	
Comparator Conversion	т	Sustam alaaki. 20 760 kila		100			CMPREF	
Time	IC	System clock. 32.700 KHZ	_	103		μs		
Comparator Supply	IDDCMP	Comparator operating		30	90	μA		
Current	IDSCMP	Comparator stopped	—		0.1	μA		

Comparator Electrical Characteristics

Conceptual diagram of comparator supply current

The conceptual diagram of the comparator supply current I_{DDCMP} and I_{DSCMP} is shown below.



$(V_{DD} = 0.9 \text{ V}, V_{SS} = 0 \text{ V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C})$									
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks		
Level Detector Input	V		Max		N	v			
Voltage	VLD	—	VSS	_	VDD	v			
Level Detector Conversion	т.	System slooly, 20 760 kHz		100			I DINO. 1		
Time	IC	System clock: 32.768 KHZ		103	_	μs			
Level Dtector Supply	I _{DDLD}	Level detector operating	_	80	130	μA			
Current	I _{DSLD}	Level detector stopped	_	_	0.1	μA			

Level Detector Electrical Characteristics

Conceptual diagram of level detector supply current

The conceptual diagram of the level detector supply current I_{DDLD} and I_{DSLD} is shown below.



Level Detector Input Levels and Output Codes

(V_{DD} = 0.9 to 1.8 V: when backup is used, V_{DD} = 1.8 to 3.5 V: when backup is not used; V_{SS} = 0 V, Ta = -20 to $+70^{\circ}$ C)

Input L	evel [V]	Level Detector		LDO	JUT	
Min.	Max.	Operation State	bit 3	bit 2	bit 1	bit 0
$1440/1500 \times V_{DD}$	V _{DD}	OFF state	1	1	1	1
$1306/1500 \times V_{DD}$	$1366/1500 \times V_{DD}$		1	0	1	1
$1190/1500 \times V_{DD}$	$1250/1500\times V_{DD}$		1	0	1	0
$1074/1500 \times V_{DD}$	$1134/1500 \times V_{DD}$		1	0	0	1
$958/1500 imes V_{DD}$	$1018/1500 \times V_{DD}$		1	0	0	0
$842/1500 \times V_{DD}$	$902/1500 \times V_{DD}$		0	1	1	1
$726/1500 \times V_{DD}$	$786/1500 \times V_{DD}$	ON state	0	1	1	0
$610/1500 \times V_{DD}$	$670/1500 \times V_{DD}$	UN State	0	1	0	1
$494/1500 \times V_{DD}$	$554/1500 \times V_{DD}$		0	1	0	0
$378/1500 \times V_{DD}$	$438/1500 \times V_{DD}$		0	0	1	1
$262/1500 \times V_{DD}$	$322/1500 \times V_{DD}$		0	0	1	0
$146/1500 \times V_{DD}$	$206/1500 \times V_{DD}$		0	0	0	1
V _{SS}	$88/1500 \times V_{DD}$		0	0	0	0

PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.