



MOTOROLA

Order this document by MC13280AY/D

# MC13280AY

## MC13281A/B

### Advance Information

## 80/100 MHz Video Processor

The MC13280AY and MC13281A/B are three channel wideband amplifiers designed for use as a video pre-amplifier in high resolution RGB color monitors.

#### Features:

- 4.0 Vpp Output Swing
- 3.5 ns Rise/Fall Time, 100 MHz Bandwidth (MC13281A/B)
- 4.3 ns Rise/Fall Time, 80 MHz Bandwidth (MC13280AY)
- Subcontrast Controls for Each Channel
- Main Contrast Control
- Blanking and Clamping Inputs
- Packages: NDIP-24 and NDIP-20
- A Single PC Board Pattern Can Accept the MC13281A and the MC13282A (Video Amplifier with OSD)

### 80/100 MHz VIDEO PROCESSOR



#### ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC13280AYP		Plastic DIP
MC13281AP	T <sub>A</sub> = 0° to +70°C	Plastic DIP
MC13281BP		Plastic DIP



#### ABSOLUTE MAXIMUM RATINGS

Rating	Pin	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-0.5, 10	Vdc
	Video V <sub>CC</sub>	-0.5, 10	
Voltage at Video Amplifier Inputs	2, 4, 6	-0.5, +5.0	Vdc
Collector-Emitter Current (Three Channels)	Video V <sub>CC</sub>	120	mA
Storage Temperature	-	-65 to +150	°C
Junction Temperature	-	150	°C

NOTES: 1. Devices should not be operated at these limits. Refer to "Recommended Operating Conditions" section for actual device operation.

2. ESD data available upon request.

#### PIN CONNECTIONS



## MC13280AY MC13281A/B

## RECOMMENDED OPERATING CONDITIONS


Characteristic	Pin	Min	Typ	Max	Unit
Power Supply Voltage	V <sub>CC</sub> , Video V <sub>CC</sub>	7.6	8.0	8.4	Vdc
Contrast Control	Contrast	0	-	5.0	Vdc
Subcontrast Control	1, 3, 5	0	-	5.0	Vdc
Blanking Input Signal Amplitude	Blank	0	-	5.0	V
Clamping Input Signal Amplitude	Clamp	0	-	5.0	V
Video Signal Amplitude (with 75 Ω Termination)	2, 4, 6	-	0.7	1.0	Vpp
Collector-Emitter Current (Total for Three Channels)	Video V <sub>CC</sub>	0	-	50	mA
Clamp Pulse Width	Clamp	500	-	-	ns
Operating Ambient Temperature	-	0	-	70	°C

ELECTRICAL CHARACTERISTICS (Refer to Test Circuit Figure 1, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 8.0 Vdc.)

Characteristic	Condition	Pin	Min	Typ	Max	Unit
Input Impedance	-	2, 4, 6	100	-	-	kΩ
Internal DC Bias Voltage			-	2.4	-	Vdc
Output Signal Amplitude	V2, V4, V6 = 0.7 Vpp V1, V3, V5 = 5.0 V Contrast = 5.0 V	R, G, B Emitters	3.6	4.0	-	Vpp
Voltage Gain			-	5.6	-	V/V
Contrast Control	Contrast = 5.0 to 0 V V1, V3, V5 = 5.0 V	Contrast	-	-26	-	dB
Subcontrast Control	V1, V3, V5 = 5.0 to 0 V Contrast = 5.0 V	1, 3, 5	-	-26	-	dB
Emitter DC Level	-	-	1.0	1.2	1.4	Vdc
Blanking Input Threshold	-	Blank	-	1.25	-	V
Clamping Input Threshold	-	Clamp	-	3.75	-	V
Video Rise Time	MC13280AY MC13281A/B	V2, V4, V6 = 0.7 Vpp V <sub>out</sub> = 4.0 Vpp R <sub>L</sub> > 300 Ω, C <sub>L</sub> < 5.0 pF	R, G, B Emitters	-	4.3	-
Video Fall Time			-	3.5	-	ns
Video Bandwidth	MC13280AY MC13281A/B	V2, V4, V6 = 0.7 Vpp V1, V3, V5, Contrast = 5.0 V R <sub>L</sub> > 300 Ω, C <sub>L</sub> < 5.0 pF	R, G, B Emitters	-	80	-
Power Supply Current			-	-	100	-
		V <sub>CC</sub> , Video V <sub>CC</sub> = 8.0 V	-	-	70	-
			-	-	-	mA

NOTE: It is recommended to use a double sided PCB layout for high frequency measurement (e.g., risefall time, bandwidth).

Figure 1. Internal Block Diagram



This device contains 272 active transistors.





## MC13280AY MC13281A/B

## PIN FUNCTION DESCRIPTION

MC13280AY MC13281B Pin	MC13281A Pin	Name	Equivalent Internal Circuit	Description
1	1	R Subcontrast Control		These pins provides a maximum of 26 dB attenuation to vary the gain of each video amplifier separately.
3	3	G Subcontrast Control		Input voltage is from 0 to 5.0 V. Increasing the voltage will increase the contrast level.
5	5	B Subcontrast Control		
2	2	R Input		The input coupling capacitor is used for input clamping storage. The maximum source impedance is 100 Ω. Input polarity of the video signal is positive.
4	4	G Input		Nominal 0.7 Vpp input signal is recommended (maximum 1.0 Vpp).
6	6	B Input		
7	7	Ground		Ground pin. Connect to a clean, solid ground.
N/A	8	N/C		Connected to ground.
	10	N/C		
	11	N/C		
	12	N/C		
8	9	V <sub>CC</sub>		Connect to 8.0 Vdc supply, ±5%. Decoupling is required at this pin.
9	13	Contrast		Overall Contrast Control for the three channels. The input range is 0 V to 5.0 V. An increase of voltage increases the contrast.
10	14	Fast Commutate		Must be connected to ground.
11	15	B Emitter Output		The video outputs are configured as emitter-followers with a driving capability of about 15 mA each.
15	19	G Emitter Output		The dc voltage at these three emitters is set to 1.2 V (black level).
18	22	R Emitter Output		The dc current through the output stage is determined by the emitter resistors (typically 330 Ω).

## MC13280AY MC13281A/B

## PIN FUNCTION DESCRIPTION (continued)

MC13280AY MC13281B Pin	MC13281A Pin	Name	Equivalent Internal Circuit	Description
12	16	B Clamp Capacitor		A 100 nF capacitor is connected to each of these pins. The capacitor is used for video output dc restoration.
14	18	G Clamp Capacitor		
17	21	R Clamp Capacitor		
13	17	Video VCC		Connect to 8.0 V dc supply, $\pm 5\%$ . The VCC is for the video output stage. It is internally connected to the collectors of the output transistors.
16	20	5.0 Vref (V5)		5.0 V regulator. Minimum 10 $\mu$ F capacitor is required for noise filtering and compensation. It can source up to 20 mA but not sink current. Output impedance is $\sim 10 \Omega$ . Recommended for use as a voltage reference only.
19	23	Clamp		This pin is used for video clamping. The threshold clamping level is 3.75 V.
20	24	Blank		This pin is used for video blanking. The threshold blanking level is 1.25 V.

## FUNCTIONAL DESCRIPTION

The MC13280AY and MC13281A/B are composed of three video amplifiers, clamping and blanking circuitry with contrast and subcontrast controls. Each video amplifier is designed to have a -3.0 dB bandwidth of 100 MHz (MC13281, 80 MHz for the MC13280) with a gain of up to about 5.6 V/V, or 15 dB.

### Video Input

The video input stages are high impedance and designed to accept a maximum signal of 1.0 V<sub>pp</sub> with 75 Ω termination (typically) provided externally. During the clamping period, a current is provided to the input capacitor by the clamping circuit which brings the input to a proper dc level (nominal 2.0 V). The blanking and clamping signals are to be provided externally, with their thresholds at 1.25 V and 3.75 V, respectively.

### Video Output

The video output stages are configured as emitter-followers, with a driving capability of about 15 mA for each channel. The dc voltage at these three emitters is set to 1.2 V (black level). The dc current through each output stage is determined by the emitter resistor (typically 330 Ω).

### Contrast Control

The contrast control varies the gain of three video amplifiers from a minimum of 0.3 V/V to a maximum of 5.6 V/V when all subcontrast levels are set to 5.0 V.

### Subcontrast Control

Each subcontrast control provides a maximum of 26 dB attenuation on each video amplifier separately.

### Clamp Pulse Input

The clamping pulse is provided externally, and the pulse width must be no less than 500 ns.

### Blank Pulse Input

The blanking pulse is used to blank the video signal during the horizontal sync period, or used as a control pin for video mute function.

### Fast Commute

This pin should be connected to ground.

### Power Supplies

V<sub>CC</sub> and Video V<sub>CC</sub> supplies are to be 8.0 V ±5%.

**Figure 2. Test Circuit**




Figure 3. Interfacing with Video Output Drivers

