

## **ICS8521I**

Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

#### GENERAL DESCRIPTION



The ICS8521I is a low skew, 1-to-9 Differential-to-HSTL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8521I has two selectable clock inputs. The CLK, nCLK pair can


accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output skew, part-to-part skew and crossover voltage characteristics make the ICS8521I ideal for today's most advanced applications, such as IA64 and static RAMs.


#### **F**EATURES

- 9 HSTL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, HSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 500MHz
- · Output skew: 25ps (typical)
- Part-to-part skew: 200ps (typical)
- Propagation delay: 1.3ns (typical)
- V<sub>OH</sub> = 1.4V (maximum)
- 3.3V core, 1.8V output operating supply voltages
- -40°C to 85°C ambient operating temperature

#### **BLOCK DIAGRAM**



## PIN ASSIGNMENT



**32-Lead LQFP**7mm x 7mm x 1.4mm package body **Y Package**Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



**ICS8521I** 

Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup	Inverting differential clock input.
4	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects PCLK, nPCLK inputs. When LOW, selects CLK, nCLK. LVTTL / LVCMOS interface levels.
5	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
6	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
7	GND	Power		Power supply ground.
8	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS /LVTTL interface levels.
9, 16, 17, 24, 25, 32	$V_{\tiny DDO}$	Power		Output supply pins.
10, 11	nQ8, Q8	Output		Differential output pair. HSTL interface levels.
12, 13	nQ7, Q7	Output		Differential output pair. HSTL interface levels.
14, 15	nQ6, Q6	Output		Differential output pair. HSTL interface levels.
18, 19	nQ5, Q5	Output		Differential output pair. HSTL interface levels.
20, 21	nQ4, Q4	Output		Differential output pair. HSTL interface levels.
22, 23	nQ3 Q3	Output		Differential output pair. HSTL interface levels.
26, 27	nQ2, Q2	Output		Differential output pair. HSTL interface levels.
28, 29	nQ1, Q1	Output		Differential output pair. HSTL interface levels.
30, 31	nQ0, Q0	Output		Differential output pair. HSTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ

Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

#### TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inputs	Outputs		
CLK_EN	CLK_SEL	Selected Sourced	Q0:Q8	nQ0:nQ8
0	0	CLK, nCLK	Disabled; LOW	Disabled; HIGH
0	1	PCLK, nPCLK	Disabled; LOW	Disabled; HIGH
1	0	CLK, nCLK	Enabled	Enabled
1	1	PCLK, nPCLK	Enabled	Enabled

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in *Figure 1*.

In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.




FIGURE 1. CLK\_EN TIMING DIAGRAM

#### TABLE 3B. CLOCK INPUT FUNCTION TABLE

In	puts	Out	puts	Innut to Output Made	Dolority
CLK or PCLK	nCLK or nPCLK	Q0:Q8	nQ0:nQ8	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information "Wiring the Differential Input to Accept Single Ended Levels".



## ICS85211

## Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_1$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_0$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance, θ<sub>IA</sub> 47.9°C/W (0 lfpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	٧
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current			60		mA

 $\textbf{TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, } V_{DD} = 3.3 \text{V} \pm 5\%, V_{DDO} = 1.8 \text{V} \pm 0.2 \text{V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	CLK_EN, CLK_SEL		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage	CLK_EN, CLK_SEL		-0.3		0.8	V
	Input High Current	CLK_EN	$V_{IN} = V_{DD} = 3.465V$			5	μA
'ін	Input High Current	CLK_SEL	$V_{IN} = V_{DD} = 3.465V$			150	μA
	Input Low Current	CLK_EN	$V_{IN} = 0V, V_{DD} = 3.465V$	-150			μA
I <sub>IL</sub>	Input Low Current	CLK_SEL	$V_{IN} = 0V, V_{DD} = 3.465V$	-5			μΑ

Table 4C. Differential DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{IN} = V_{DD} = 3.465V$			150	μΑ
I'IH	Imput riigir Current	nCLK	$V_{IN} = V_{DD} = 3.465V$			5	μΑ
	Input Low Current	CLK	$V_{IN} = 0V, V_{DD} = 3.465V$	-5			μΑ
I <sub>IL</sub>	Imput Low Current	nCLK	$V_{IN} = 0V, V_{DD} = 3.465V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu NOTE 1, 2	ut Voltage;		0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK and nCLK is  $V_{\rm DD}$  + 0.3V.

NOTE 2: Common mode voltage is defined as V<sub>IH</sub>.

# Integrated Circuit Systems, Inc.

## ICS85211

## Low Skew, 1-to-9 Differential-to-HSTL Fanout Buffer

Table 4D. LVPECL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	PCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I <sub>IH</sub>	Input High Current	nPCLK	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	PCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
I <sub>IL</sub>	Input Low Current	nPCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.3		1	V
V <sub>CMR</sub>	Common Mode Inpu NOTE 1, 2	ıt Voltage;		1.5		V <sub>DD</sub>	V

NOTE 1: Common mode voltage is defined as V<sub>IH</sub>.

NOTE 2: For single ended applications, the maximum input voltage for PCLK and nPCLK is V<sub>nn</sub> + 0.3V.

Table 4E. HSTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		1.0		1.4	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		0		0.4	V
V <sub>ox</sub>	Output Crossover Voltage		$40\% \text{ x } (V_{OH} - V_{OL}) + V_{OL}$		60% x (V <sub>OH</sub> - V <sub>OL</sub> ) + V <sub>OL</sub>	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.1	V

NOTE 1: Outputs terminated with  $50\Omega$  to ground.

Table 5. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				500	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 250MHz		1.3		ns
tsk(o)	Output Skew; NOTE 2, 4			25		ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			200		ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle			50		%

All parameters measured at 250MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

Measured from V<sub>pp</sub>/2 to the output differential crossing point for single ended input levels.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


## ICS8521I

Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER


## PARAMETER MEASUREMENT INFORMATION




## 3.3V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




**OUTPUT SKEW** 




#### PART-TO-PART SKEW







#### **OUTPUT RISE/FALL TIME**






Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

#### **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD} = 3.3V$ , V\_REF should be 1.25V and R2/R1 = 0.609.



Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, HSTL, SSTL, HCSL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 3A to 3E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS HSTL drivers. If you are using an HSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS HSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 3E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

Low Skew, 1-to-9 Differential-to-HSTL Fanout Buffer

#### PCLK/nPCLK CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. *Figures 4A to 4D* show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces sug-

gested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 4A. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN
BY A CML DRIVER




FIGURE 4B. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 4C. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 4E. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE



## ICS85211

Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

#### Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8521I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8521I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \* 60mA = 208mW
- Power (outputs)<sub>MAX</sub> = 32.8mW/Loaded Output pair
   If all outputs are loaded, the total power is 9 \* 32.8mW = 295.2mW

Total Power MAX (3.465V, with all outputs switching) = 208mW + 295.2mW = 503.2mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = junction-to-ambient thermal resistance

Pd\_total = Total device power dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.503\text{W} * 42.1^{\circ}\text{C/W} = 106.2^{\circ}\text{C}$ . This is well below the limit of 125°C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 32-pin LQFP, Forced Convection

## 0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 55.9°C/W 50.1°C/W Multi-Layer PCB, JEDEC Standard Test Boards 47.9°C/W 42.1°C/W 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

θ , by Velocity (Linear Feet per Minute)


ICS8521I

Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load.

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$\begin{split} & Pd\_H = (V_{OH\_MAX}/R_L) * (V_{DDO\_MAX} - V_{OH\_MAX}) \\ & Pd\_L = (V_{OL\_MAX}/R_L) * (V_{DDO\_MAX} - V_{OL\_MAX}) \end{split}$$

$$Pd_H = (1.0V/50\Omega) * (2V - 1.0V) = 20mW$$
  
 $Pd_L = (0.4V/50\Omega) * (2V - 0.4V) = 12.8mW$ 

Total Power Dissipation per output pair =  $Pd_H + Pd_L = 32.8mW$ 



ICS8521I

Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

## RELIABILITY INFORMATION

Table 6.  $\theta_{\text{JA}}$ vs. Air Flow Table

#### $\theta_{AA}$ by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS8521I is: 944



## ICS8521I

Low Skew, 1-to-9
DIFFERENTIAL-TO-HSTL FANOUT BUFFER




TABLE 6. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
0.440.01		BBA			
SYMBOL	MINIMUM	NOMINAL	MAXIMUM		
N		32			
Α			1.60		
A1	0.05		0.15		
A2	1.35	1.40	1.45		
b	0.30	0.37	0.45		
С	0.09		0.20		
D		9.00 BASIC			
D1		7.00 BASIC			
D2		5.60 Ref.			
E		9.00 BASIC			
E1		7.00 BASIC			
E2		5.60 Ref.			
е	0.80 BASIC				
L	0.45	0.60	0.75		
θ	0°		7°		
ccc			0.10		

Reference Document: JEDEC Publication 95, MS-026



## ICS8521I Low Skew, 1-to-9 DIFFERENTIAL-TO-HSTL FANOUT BUFFER

#### TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8521BYI	ICS8521BYI	32 Lead LQFP	250 per tray	-40°C to 85°C
ICS8521BYIT	ICS8521BYI	32 Lead LQFP on Tape and Reel	1000	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.