

N- and P-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY




	V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)	Q_g (Typ)
N-Channel	40	0.040 @ $V_{GS} = 10$ V	5.2	8
		0.045 @ $V_{GS} = 4.5$ V	4.9	
P-Channel	-40	0.054 @ $V_{GS} = -10$ V	-4.5	9
		0.072 @ $V_{GS} = -4.5$ V	-3.9	

FEATURES

- TrenchFET® Power MOSFET
- 100% R_g Tested
- UIS Tested

APPLICATIONS

- CCFL Inverter



Ordering Information: Si4565DY—E3
Si4565DY-T1—E3 (with Tape and Reel)

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	N-Channel		P-Channel		Unit
		10 secs	Steady State	10 secs	Steady State	
Drain-Source Voltage	V_{DS}		40		-40	
Gate-Source Voltage	V_{GS}		± 12		± 16	
Continuous Drain Current ($T_J = 150^\circ\text{C}$) ^a	I_D	5.2	3.9	-4.5	-3.3	A
		4.2	3.1	-3.6	-2.7	
Pulsed Drain Current	I_{DM}		30			
Continuous Source Current (Diode Conduction) ^a	I_S	1.7	0.9	-1.7	-0.9	
Avalanche Current	I_{AS}		13		16	
Single Pulse Avalanche Energy	E_{AS}		8.5		13	mJ
Maximum Power Dissipation ^a	P_D	2.0	1.1	2	1.1	W
		1.3	0.7	1.3	0.7	
Operating Junction and Storage Temperature Range	T_J, T_{stg}			-55 to 150		°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	N-Channel		P-Channel		Unit
		Typ	Max	Typ	Max	
Maximum Junction-to-Ambient ^a	R_{thJA}	52	62.5	50	62.5	°C/W
		90	110	85	110	
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	32	40	30	40

Notes







a. Surface Mounted on 1" x 1" FR4 Board.

SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)									
Parameter	Symbol	Test Condition		Min	Typ	Max	Unit		
Static									
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$		N-Ch	0.6	1.6 -2.2	V		
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$		P-Ch	-0.8				
V _{DS} Temperature Coefficient	$\Delta V_{DS/T_J}$	$I_D = 250 \mu\text{A}$		N-Ch	40 -40	mV/ $^\circ\text{C}$			
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})/T_J}$			P-Ch		N-Ch			
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$		N-Ch		± 100 ± 100	nA		
		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 16 \text{ V}$		P-Ch					
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$		N-Ch	1	μA			
		$V_{DS} = -40 \text{ V}, V_{GS} = 0 \text{ V}$		P-Ch					
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		N-Ch	10 -10				
		$V_{DS} = -40 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		P-Ch					
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$		N-Ch	20	A			
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -10 \text{ V}$		P-Ch	-20				
Drain-Source On-State Resistance ^a	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 5.2 \text{ A}$		N-Ch	0.033	Ω			
		$V_{GS} = -10 \text{ V}, I_D = -4.5 \text{ A}$		P-Ch					
		$V_{GS} = 4.5 \text{ V}, I_D = 4.9 \text{ A}$		N-Ch	0.037				
		$V_{GS} = -4.5 \text{ V}, I_D = -3.9 \text{ A}$		P-Ch	0.059				
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 5.2 \text{ A}$		N-Ch	18	S			
		$V_{DS} = -15 \text{ V}, I_D = -4.5 \text{ A}$		P-Ch					
Diode Forward Voltage ^a	V_{SD}	$I_S = 1.7 \text{ A}, V_{GS} = 0 \text{ V}$		N-Ch	0.75	1.2	V		
		$I_S = -1.7 \text{ A}, V_{GS} = 0 \text{ V}$		P-Ch	-0.79	-1.2			
Dynamic^b									
Input Capacitance	C_{iss}	N-Channel $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		N-Ch	700 805		pF		
Output Capacitance	C_{oss}			P-Ch					
Reverse Transfer Capacitance	C_{rss}			N-Ch	76				
Total Gate Charge	Q_g	P-Channel $V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		P-Ch	120				
Gate-Source Charge	Q_{gs}			N-Ch	45				
Gate-Drain Charge	Q_{gd}			P-Ch	85				
Gate Resistance	R_g	N-Channel $V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5.2 \text{ A}$		N-Ch	8	12	nC		
Rise Time	t_r			P-Ch	9	14			
Turn-Off Delay Time	$t_{d(\text{off})}$			N-Ch	1.5				
Fall Time	t_f			P-Ch	2				
Source-Drain Reverse Recovery Time	t_{rr}			N-Ch	2.4				
Body Diode Reverse Recovery Charge	Q_{rr}			P-Ch	3.6				
$I_F = 1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		N-Channel $V_{DD} = 15 \text{ V}, R_L = 15 \Omega$		N-Ch	7	11	ns		
$I_F = -1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$				P-Ch	8	13			
$I_F = 1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		P-Channel $V_{DD} = -15 \text{ V}, R_L = 15 \Omega$		N-Ch	11	17			
$I_F = -1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$				P-Ch	12	18			
$I_F = 1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		N-Channel $I_D \cong -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 6 \Omega$		N-Ch	27	40			
$I_F = -1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$				P-Ch	74	110			
$I_F = 1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		N-Channel $I_F = 1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		N-Ch	8	13	ns		
$I_F = -1.7 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$				P-Ch	38	60			

Notes






- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
 b. Guaranteed by design, not subject to production testing.





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
N-CHANNEL
Output Characteristics

Transfer Characteristics

On-Resistance vs. Drain Current

Capacitance

Gate Charge

On-Resistance vs. Junction Temperature


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)







N-CHANNEL








TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
N-CHANNEL

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
P-CHANNEL


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

P-CHANNEL



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
P-CHANNEL

Normalized Thermal Transient Impedance, Junction-to-Ambient


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**P-CHANNEL**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73224>.