
CMOS LSI



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

#### (3) Bus cycle time / Instruction cycle time

The LC865020B/16B/12B/08B microcontrollers are constructed to read ROM twice within one instruction cycle. This results in 1.7 times better performance within the same instruction cycle compared to our 4-bit microcontrollers (the LC66000 series). Bus cycle time indicates the speed to read ROM.

: 6 ports (42 pins)

5 ports (34 pins)

ports (18 pins)

ports (13 pms)

: 1 port (8 pins)

3

				State State	
Bus cycle time	Cycle time	System clock oscillation	Oscillation frequency	Supply voltage	
0.5 μs	1 μs	Ceramic resonator	12 MHz	4.5 to 6.0V	in according
2 µs	4 μs	Ceramic resonator	3 MHz	2.7 to 6.0V	1. 100 - 2 Link
7.5 μs	15 µs	RC oscillator	800 kHz	2.7 to 6.0V	
183 µs	366 µs	Crystal oscillator	32.768 kHz	2.7 to 6.0V	Å

- (4) Ports
  - Input/output ports
  - Input/output port programmable in nibble units
  - (However, when N-channel open-drain output is selected, bit-unit input is possible)
  - Input/output port each bit programmable
  - Include 15 V withstand N-channel open drain output port - Input ports

#### (5) A/D converter

- 8-channel × 8-bit A/D converter
- (6) Serial-interface
  - Two 8-bit serial-interface circuits
  - LSB first / MSB first functions switchable
  - Internal 8-bit band-rate generator in common with two serial-interface circuits
- (7) Timer
  - Timer 0
    - 16-bit timer/counter

    - 2-bit prescaler + 8-bit programmable prescaler Mode 0 : Two 8-bit timers with programmable prescaler
    - Mode 1 : 8-bit timer with programmable prescaler + 8-bit counter
    - Mode 2 : 16-bit timer with programmable prescaler
    - Mode 3 : 16-bit counter

The resolution of Timer is fixed to tCYC. (tCYC : cycle time)

- Timer 1
  - 16-bit timer/PWM
  - Mode 0 : Two 8-bit timers
  - Mode 1 : 8-bit timer + 8-bit PWM
  - Mode 2 : 16<sup>-</sup>bit timer
  - Mode 3 : Variable-bit PWM (9 to 16 bits)
    - In Mode 0 and Mode1, the resolution of Timer and PWM is fixed to tCYC.

In Mode 2 and Mode 3, the resolution of Timer and PWM can be programmed to be tCYC or 1/2 tCYC - Base timer

Every 500 ms overflow system for clock applications (using 32.768 kHz crystal oscillator for Base timer clock) Every 976 µs, 3.9 ms, 15.6 ms, 62.5 ms overflow system (using 32.768 kHz crystal oscillator for Base timer clock) Base timer clock selectable

32.768 kHz crystal oscillator, system clock, and programmable prescaler output of Timer 0

- (8) Buzzer output
  - The buzzer sound frequency is selectable ; 4 kHz, 2 kHz (using 32.768 kHz crystal oscillator for base timer clock)
- (9) Remote-controlled receiver circuit (shares P73/INT3/T0IN pin)
  - Noise rejection function
  - Polarity switching
- (10) Watchdog timer
  - RC external watchdog timer
  - Watchdog timer operation can be selected : Interrupt/reset
- (11) Interrupt system
  - 13-source 10-vectored interrupts :
    - 1. External interrupt INTO (including watchdog timer)
    - 2. External interrupt INT1
    - 3. External interrupt INT2, Timer/counter T0L (lower 8 bits)
    - 4. External interrupt INT3, base timer
    - 5. Timer/counter T0H (upper 8-bits)
    - 6. Timer T1L, timer T1H
    - 7. Serial-interface SIO0
    - 8. Serial-interface SIO1
    - 9. A/D converter
  - 10. Port 0
  - Built-in interrupt priority control register

Microcontroller supports 3 levels of multiple interrupt fow level high level, and highest level. For the 11 interrupt requests from INT2 through Port 0, high/low level interrupt priority can be specified using the priority control register. Also, for INT0 and INT1, highest/low level interrupt priority can be specified.

(12) Real-time service operation

Synchronizing with the interrupt request signals, the real-time service starts a 4-byte data transfer between which special function registers within 1-instruction cycle after the request signal occurs, and then completes its operation within 5-instruction cycles. This operation is performed in parallel, with CPU operation.

(13) Subroutine stack

- 128 levels (Max.) : The stack is located in RAM
- (14) Multiplication and division
   16 bits × 8 bits (7-instruction cycles)
   16 bits / 8 bits (7-instruction cycles)

(15) 3 oscillation circuits

- On-chip RC oscillator circuit for the system clock
- On-chip CF oscillator circuit for the system clock
- On-chip crystal oscillator circuit for the system clock and the time-base clock XT1 pin can be used as P74.

### (16) Standby function

- HALT mode
  - HALT mode is used to reduce power dissipation. In this mode, program execution is stopped. This mode can be released by an interrupt request signal or initial system reset request signal.
- HOLD mode
  - The HOLD mode is used to stop all oscillators RC (internal), CR and Crystal. This mode can be released by the following operations

POD865010 (POD for QFP64E)

- Set Low level to Reset pin  $(\overline{\text{RES}})$ .
- Set predefined level to P70/INT0, P71/INT1 pins (programmable).
- Set Low level to Port 0 pin/pins (programmable).


#### (17) Factory shipment


- DIP64S, QFP64E, SQFP64 delivery form
- (18) Development support tools

Evaluation (EVA) chip	:	LC866098
EPROM version	:	LC86E5032
One time ROM version	:	LC86P5032
Emulator	:	EVA-86000 + ECB866600 (Evaluation chip board)
		+ POD865000 (POD for DIP64S)


### **Pin Assignments**

### DIP64S






### System Block Diagram



### LC865020B/16B/12B/08B Pin Description

Pin name	I/O	Function description	Option
V <sub>SS</sub>		Power supply (-)	é k.
V <sub>DD</sub>		Power supply (+)	17-2
VddVpp*		Power supply (+)	
PORT0 P00 to P07	I/O	<ul> <li>8-bit input/output port</li> <li>Input for port 0 interrupt</li> <li>Data direction programmable in nibble units</li> <li>Input for HOLD release</li> </ul>	Pull-up resistor : Present / Not present     Output form     CMOS/N-channel open drain
PORT1 P10 to P17	I/O	<ul> <li>8-bit input/output port</li> <li>Data direction can be specified for each bit.</li> <li>Other pin functions</li> <li>P10 SIO0 data output</li> <li>P11 SIO0 data input /bus input/output</li> <li>P12 SIO0 clock input/output</li> <li>P13 SIO1 data output</li> <li>P14 SIO1 data input /bus input/output</li> <li>P15 SIO1 clock input/output</li> <li>P16 Buzzer output</li> <li>P17 Timer1 output (PWM output)</li> </ul>	• Output form : CMOS/Nrohannet open-drain
PORT2 P20 to P27	I/O	8-bit input/output port     Input/output in bit units	Output form CMOS/N-channel open-drain
PORT3 P30 to P37	I/O	<ul> <li>8-bit input/output port</li> <li>Input/output in bit units</li> <li>15 V withstand at N-channel open-drain output</li> </ul>	Pull-up resistor :     Present / Not present     Output form :     CMOS/N-channel open-drain
PORT4 P40 to P47	I/O	<ul> <li>8-bit input/output port</li> <li>Input/output in bit units</li> <li>15 V withstand at N-channel open-drain output</li> </ul>	Pull-up resistor :     Present / Not present     Output form :     CMOS/N-channel open-drain
PORT5 P50 , P51	I/O	<ul> <li>2-bit input/output port</li> <li>Input/output in bit units</li> <li>15 V withstand at N-channel open-drain output</li> </ul>	<ul> <li>Pull-up resistor : Present / Not present</li> <li>Output form : CMOS/N-channel open-drain</li> </ul>

<sup>\*</sup> Connect as in the following figure to reduce noise into V<sub>DD</sub>. Short-circuit the V<sub>DD</sub> terminal to the V<sub>DD</sub>V<sub>PP</sub> pm. Short-circuit the two V<sub>SS</sub> pins.



## LC865020B/16B/12B/08B

Pin name	I/O	Function description Option
PORT7		• 5-bit input port Pull-up resistor :
		Other pin functions     Present / Not present
P70	I/O	P70: INT0 input / HOLD release (P70,71,72,73)
		/ N-channel Tr. output for watchdog timer * P74 does not have pull-up resistor option.
P71 to P74	I	P71: INT1 input / HOLD release input
		P72: INT2 input / timer 0 event input
		P73: INT3 input with noise filter/timer 0 event input
		P74: XT1 input pin for 32.768 kHz crystal oscillator
		Interrupt received form, vector address
		Rising Falling Rising High Low Vector
		falling
		INTO Enable Enable Enable Enable 03H
		INT1 Enable Enable Disable Enable Enable 0BH
		INT2 Enable Enable Disable Disable 13H
		INT3 Enable Enable Disable Disable 184
PORT8	1	• 8-bit input port
P80 to P87		Other function
		AD input port (8 port pins)
RES	I	Reset pin with pull-up resistor
TEST1	0	• Test pin
		Should be left open.
		Output fixed HIGH
XT1/P74	Ι	Input pin for 32.768 kHz crystal oscillator
		Other function
		Input port P74
		When not in use, connect to V <sub>DD</sub> .
XT2	0	Output pin for 32.768 kHz crystal oscillator
		When not in use, should be left open.
CF1	I	Input pin for ceramic resonator oscillator
CF2	0	Output pin for ceramic resonator oscillator
All port of	ptions of	an be specified for each bit.

All port options can be specified for each bit.
State of pins at reset

Г		
Pin name	Input/output mode	State of pull-up resistor specified at pull-up option
Port 0	Input	Fixed pull-up resistor exist
Ports 70, 71, 72, 73		
Ports 1, 2	Input	Programmable pull-up resistor OFF
Ports 3, 4, 5		

Search Contract

# Specifications

# 1. Absolute Maximum Ratings at $Ta=25^\circ C$ , $V_{SS}=0~V$

Paran	neter	Symbol	Pins	Conditions		and the second se	Ratings	6	Unit
					V <sub>DD</sub> [V]	mín/	typ	max	
Supply v	voltage	V <sub>DD</sub> max	Vdd, VddVpp	$V_{DD} = V_{DD}V_{PP}$		-0.3	Ì	+7.0	V
Input vol	ltage	VI(1)	• Ports 71, 72, 73, 74 • Port 8 • RES		and the second second	-0.3		VDD+0.3	
Input/out voltage	put	V <sub>IO</sub> (1)	<ul> <li>Ports 0, 1, 2</li> <li>Ports 3, 4, 5 at CMOS output option</li> </ul>	st of the second se		0.3		V <sub>DD</sub> ¥0.3	
		V <sub>IO</sub> (2)	Ports 3, 4, 5 at N-ch open-drain output option	and the second		-0.3	and a second	+15	
High- level output	Peak output current	Іорн(1)	Ports 0, 1, 2, 3, 4, 5	CMOS output at each pin		-4 , est	a fell		mA
outp	Total	∑I <sub>OAH</sub> (1)	Ports 0, 1	Total of all pins		_20			
	output current	∑I <sub>ОАН</sub> (2)	Ports 2, 3, 4, 5	Total of all pins		-20			
Low-	Peak	IOPL(1)	Ports 0, 1, 2, 3, 4, 5	At each pin	And States			20	
level output	output current	IOPL(2)	Port 70	At each pin				15	
current	Total output	$\Sigma I_{OAL}(1)$	Ports 0, 1 Port 70	Total of all pins				40	
	current	$\Sigma$ loal(2)	Port 2	Total of all pips				40	
		$\Sigma$ IOAL(3)	Ports 3, 4, 5	Total of all pins				80	
Power di	ssipation	Pd max (1)	DIP64S	Ta = -30 to +70°C				700	mW
(max.)		Pd max (2)	/QFP64E	Ta = -30 to +70°C				420	
		Pd max (3)	SQFP64	Ta = -30 to +70°C				290	
Operating temperat range	-	Topr		and the second sec		-30		+70	°C
Storage temperat range	ure	Tstg	3//			-65		+150	

# 2. Recommended Operating Ranges at Ta = $-30^{\circ}$ C to $+70^{\circ}$ C, V<sub>SS</sub> = 0 V

Parameter	Symbol Pins		Conditions		F	Ratings		Unit
				Vdd[V]	min 🔬	typ	max	
Operating voltage range	V <sub>DD</sub> (1)	V <sub>DD</sub>	0.98 μs ≤ tCYC tCYC ≤ 400 μs		4,5	AND	6.0	V
	V <sub>DD</sub> (2)		3.9 μs ≤ tCYC tCYC ≤ 400 μs		2.7		6.0	Wellow,
HOLD voltage	V <sub>HD</sub>	V <sub>DD</sub>	RAM and Registers hold voltage at HOLD mode.	and the second sec	2.0		6,0	/
Input high voltage	Vін(1)	Port 0 (Schmitt)	Output disable	2.7 to 6.0	0.4Vbb +0.9		VDD	
	V <sub>IH</sub> (2)	<ul> <li>Ports 1, 2</li> <li>Ports 72, 73 (Schmitt)</li> </ul>	Output disable	2.7 to 6.0	0.75V <sub>DD</sub>	and a second	V <sub>DD</sub>	
-	Vін(3)	Port 70     Port input/interrupt <u>Port</u> 71     RES (Schmitt)	Output N-channel transistor OFF	2.7 to 6.0	0.75Vpg		Vdd	
	V <sub>IH</sub> (4)	Port 70 Watchdog timer	Output N-channel transistor QFF	2.7 to 6,0	0.9V <sub>DD</sub>		V <sub>DD</sub>	
	Vін(5)	Port 74     Port 8	Øutput N-channel transistor QFF	27 to 6.0	0.75V <sub>DD</sub>		Vdd	
	Vін(6)	Ports 3, 4, 5 of CMOS	Output disable	4.0 to 6.0	0.75V <sub>DD</sub>		Vdd	
		output (Schmitt)	<u> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</u>	2.7 to 4.0	0.8V <sub>DD</sub>		Vdd	
	Vін(7)	Ports 3, 4, 5 of open-	Output disable	4.0 to 6.0	0.75V <sub>DD</sub>		13.5	
		drain output (Schmitt)		2.7 to 4.0	0.8V <sub>DD</sub>		13.5	
Input low voltage	V <sub>IL</sub> (1)	Port 0 (Schmitt)	Output disable	2.7 to 6.0	Vss		$0.2V_{DD}$	
	Vı∟(2)	Ports 1, 2, 3, 4, 5     Ports 72, 73     (Schmitt)	Output disable	2.7 to 6.0	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	VIL(3)	Port 70     Port nput/interrupt     Port 74     RES (Schmitt)	N-channel transistor OFF	2.7 to 6.0	Vss		0.25Vdd	
and the second	∕ Vi∟(4)	Port 70 Watchdog timer	N-channel transistor OFF	2.7 to 6.0	Vss		0.8V <sub>DD</sub> -1.0	
	Vat (5)	• Port 74 • Port 8	Output N-channel transistor OFF	2.7 to 6.0	Vss		0.25V <sub>DD</sub>	
Operating cycle	tCYC	Server and a server and a server and a server a		4.5 to 6.0	0.98		400	μs
time 6				2.7 to 6.0	3.9		400	
	8//	n and a second se						

## LC865020B/16B/12B/08B

Parameter	Symbol	Pins	Conditions			Rating	6	Unit
				Vdd[V]	min	typ	max	
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	<ul> <li>12 MHz (ceramic resonator oscillation).</li> <li>Refer to Figure 1.</li> </ul>	4.5 to 6.0	11.76	12	12.24	MHz
	FmCF(2)	CF1, CF2	<ul> <li>3 MHz (ceramic resonator oscillation).</li> <li>Refer to Figure 1.</li> </ul>	2.7 to 6.0	2.94	ંગ્ર	**************************************	No. Contraction of the International Contractional Contr
	FmRC		RC oscillation	2.7 to 6.0	0.4	0.8	3.0	
	FsXtal	XT1, XT2	<ul> <li>32.768 kHz (crystal oscillation).</li> <li>Refer to Figure 2.</li> </ul>	2.7 to 6.0		32,768	Contraction of the second	kHz
Oscillation stable time period (Note 1)	tmsCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation)     Refer to Figure 3	4.5 to 6.0		0.03	0.5	ms
	tmsCF(2)	CF1, CF2	resonator oscillation).	4.5 to 6.0		0.2	2	
	tssXtal	XT1, XT2	• 32.768 kHz (crystal oscillation).	4.5 to 6.0	A CONTRACTOR	1	1.5	S
			Refer to Figure 3	2.7 to 6.0	ee.	1	3	

(Note 1) Refer to Table 1 and Table 2 for oscillation constant,

## 3. Electrical Characteristics at Ta = $-30^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0$ V

Parameter	Symbol	Pins	Conditions	[	F	Ratings		Unit
				V <sub>DD</sub> [V]	min	typ	max	
Input high current	I <sub>IH</sub> (1)	Ports 3, 4, 5 of open- drain output	<ul> <li>Output disabled</li> <li>V<sub>IN</sub> = 13.5 V (including off-state leak current of the output transistor)</li> </ul>	2.7 to 6.0	a de la compañía de la Compañía de la compañía		5	μA
	Ін(2)	<ul> <li>Port 0 without pull-up MOS transistor</li> <li>Ports 1, 2, 3, 4, 5</li> </ul>	<ul> <li>Output disabled</li> <li>Pull-up MOS transistor OFF.</li> <li>VIN = VDD</li> <li>(including off-state leak current of the one output transistor)</li> </ul>	2.7 to 6.0			And the second second	
	Ін(3)	<ul> <li>Ports 70, 71, 72, 73 without pull-up MOS transistor</li> <li>Port 8</li> </ul>	VIN = VDD	, 2:7 to 6:0	and a second sec		1	
	Ін(4)	RES	VIN = VDØ	2.7 to 6.0			1	
Input low current	lı∟(1)	• Ports 1, 2, 3, 4, 5 • Port 0 without pull-up MOS transistor	Output disabled     Pull-up MOS     transistor OFF:     VIN = Vss     (including off-state     leak current of the     output transistor)	2.7 to 600	1			
	lı∟(2)	Ports 70, 71, 72, 73 without pull-up MOS transistor     Port 8	VIN-Vs2	2.7 to 6.0	-1			
	lı∟(3)	RES	Vin = V\$S	2.7 to 6.0	-1			
Output high	Vон(1)	Ports 1, 2, 3, 4, 5	Іон <b>= 1 m</b> A	4.5 to 6.0	V <sub>DD</sub> –1			V
voltage	Vон(2)	of CMOS output	lo≓ <del>,</del> –0.1 mA	2.7 to 6.0	V <sub>DD</sub> -0.5			
Output low	Vol(1)	Ports 1, 2, 3, 4, 5	loĽ = 10 mA	4.5 to 6.0			1.5	
voltage	Vol.(2)	terrestor //	lo∟ = 1.6 mA	4.5 to 6.0			0.4	
and a start of the	Vol.(3)	3//	<ul> <li>I<sub>OL</sub> = 1.0 mA</li> <li>The current of any unmeasured pin is 1 mA or less.</li> </ul>	2.7 to 6.0			0.4	
all and the second second	Val(4)	Port 70	loL = 1 mA	4.5 to 6.0			0.4	
and the second	Vol(5)		loL = 0.5 mA	2.7 to 6.0			0.4	
Pull-up MOS transistor resistor	Rpu	• Ports 1, 2, 3, 4, 5 • Ports 70, 71, 72, 73	Vон = 0.9 V <sub>DD</sub>	4.5 to 6.0 2.7 to 4.5	15 25	40 70	70 150	kΩ
Hysteresis voltage	Vhis	<ul> <li>Ports 1, 2, 3, 4, 5</li> <li>Ports 70, 71, 72, 73</li> <li>RES</li> </ul>	Output disable	2.7 to 6.0		0.1V <sub>DD</sub>		V
Pin capacitance	CP CP	All pins	<ul> <li>f = 1 MHz</li> <li>Unmeasured input pins are set to</li> <li>Vss level.</li> <li>Ta = 25°C</li> </ul>	2.7 to 6.0		10		pF

# 4. Serial Input/Output Characteristics at Ta = $-30^\circ C$ to $+70^\circ C,~V_{SS}$ = 0 V

Pa	aramete	r	Symbol	Pins	Conditions			Ratings		Unit
						V <sub>DD</sub> [V]	min	typ	max	
		Cycle	tCKCY(1)	SCK0, SCK1	Refer to Figure 5.	2.7 to 6.0	2,5	Page 1		tCYC
	Input clock	Low- level pulse width	tCKL(1)			2.7 to 6.0	and the second s			
ock	du	High- level pulse width	tCKH(1)		ۇر. ئەر	2.7 to 6.0			and the second sec	
Serial clock		Cycle	tCKCY(2)	SCK0, SCK1	<ul> <li>Use an external pull-up resistor</li> <li>(1 kΩ) with open-design</li> </ul>	2.7 to 6 0	2	and a start of the	5.	
	Output clock	Low- level pulse width	tCKL(2)		drain output	2.7 to 6,0	and the second s	1/2tCKCY		
		High- level pulse width	tCKH(2)			2.7 to 6.0		1/2tCKCY		
input	Data s time	etup	tICK	• SI0, SI1 • SB0, SB1	Set to the rise of SCK0, SCK1.	4.5 to 6.0 2.7 to 6.0	0.1 0.4			μs
Serial input	Data h time	old	tCKI	and a second and a second as	• Refer to Figure 5.	4.5 to 6.0 2.7 to 6.0	0.1 0.4			
	Output time (Serial	-	tCKO(1)	• SO0, SO1 • SB0, SB1	<ul> <li>Use an external pull-up resistor</li> <li>(* kΩ) with open-</li> </ul>	4.5 to 6.0			7/12tCYC +0.2	
put	is extrr clock.)	nal	and the second second	1.83	drain output.	2.7 to 6.0			7/12tCYC +1	
Serial output	Output time		tCKO(2)		• Set to the fall of SCK0, SCK1.	4.5 to 6.0			1/3tCYC +0.2	
Ň	(Serial is inte clock.)	rnal )		2 //	• Refer to Figure 5.	2.7 to 6.0			1/3tCYC +1	

## 5. Pulse Input Conditions at Ta = $-30^{\circ}$ C to $+70^{\circ}$ C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Pins	Conditions		Rating	s	Unit
				Vdd[V]	min typ	max	
High/low-level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN • INT3	<ul> <li>Interrupt acceptable</li> <li>Timer/counter 0 pulse countable</li> </ul>	2.7 to 6.0		A STATISTICS OF STATISTICS	tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (Noise rejection filter time constant is 1/1.)	Interrupt acceptable	2.7 to 6.0	2	and the second second	
	tPIH(3) tPIL(3)	INT3/T0IN (Noise rejection filter time constant is 1/16.)	Interrupt acceptable	2.7 to 6.0	32	and the second sec	
	tPIL(4)	RES	Reset acceptable	2.7 to 6.0	200		μs

# 6. A/D Converter Characteristics at Ta = $-30^{\circ}$ C to $+70^{\circ}$ C, V

			/		<u>k   </u>			
Parameter	Symbol	Pins	Conditions			Ratings	6	Unit
				V <sub>DD</sub> [V]	min	typ	max	
Resolution	N		1 see	4.5 to 6.0		8		bit
Absolute precision	ET	and the second se	(Note 2)	4.5 to 6.0			±1.5	LSB
Conversion time	tCAD		A/D conversion time = 16 × tCYC (ADCR2 = 0) (Note 3)	4.5 to 6.0	15.68 (tCYC = 0.98 μs)		65.28 (tCYC = 4.08 μs)	μs
			AVD conversion time = 32 × tC VC (ADCR2 = 1) (Note 3)	-	31.36 (tCYC = 0.98 μs)		130.56 (tCYC = 4.08 μs)	
Analog input voltage range	V <sub>AIN</sub>	ANO to AN7	And the second se	4.5 to 6.0	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port	JAINH	arana /	V <sub>AIN</sub> = V <sub>DD</sub>	4.5 to 6.0			+1	μA
input current	LAINL	<u> </u>	$V_{AIN} = V_{SS}$	4.5 to 6.0	-1			

(Note 2)

Quantizing error (±1/2 LSB) is not included. Conversion time is the period from execution of instruction starting the conversion to completion of shifting the A/D (Note 3) converted value to the register.



# 7. Current Drain Characteristics at $Ta=-30^{\circ}C~$ to $~+70^{\circ}C,~V_{SS}~=~0~V$

Parameter	Symbol	Pins	Conditions		Ratings			Unit
				V <sub>DD</sub> [V]	min	typ	max	
Current drain during basic operation (Note 4)	I <sub>DDOP</sub> (1)	V <sub>DD</sub>	<ul> <li>FmCF = 12 MHz for ceramic resonator oscillation.</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock : CF oscillator</li> <li>Internal RC oscillator stopped.</li> </ul>	4.5 to 6.0		10	20 20 20 20 20 20 20 20 20 20 20 20 20 2	mA
	I <sub>DDOP</sub> (2)		<ul> <li>FmCF = 3 MHz for ceramic resonator oscillation.</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock: CF oscillator</li> <li>Internal RC</li> </ul>	4.5 to 6.0		and and a second	and the second	
	I <sub>DDOP</sub> (3)	-	oscilfator stopped.	2.7 to 4.5	<u>j</u>	1.5	5	
	I <sub>DDOP</sub> (4) I <sub>DDOP</sub> (5) I <sub>DDOP</sub> (6)	and the second sec	FmCF = 0 Hz (when oscillator stops).     FsXtal = 32:768 kHz for crystal oscillator.     System clock : RC-oscillator     FmCF = 0 Hz	4.5 to 6.0. 2.7 to 4.5 4.5 to 6.0		0.7	3.0 2.5 100	μΑ
			(when oscillator stops). • F\$Xtal = 32:768 kHz for crystal oscillator. • System clock : 32:768 kHz • Internal RC	0.745.4.5		15	50	
			ościllator stopped.	2.7 to 4.5		15	50	
			ge <sup>ge</sup>					

## LC865020B/16B/12B/08B

Parameter	Symbol Pins		Conditions		Ratings			Unit
				V <sub>DD</sub> [V]	min	typ	max	
Current drain at HALT mode (Note 4)	Iddhalt(1)	VDD	<ul> <li>HALT mode</li> <li>FmCF = 12 MHz for ceramic resonator oscillation.</li> <li>FsXtal = 32.768 kHz for crystal oscillatior.</li> <li>System clock : CF oscillator.</li> <li>Internal RC oscillator stopped.</li> </ul>	4.5 to 6.0		5	10	mA
	Iddhalt(2)		<ul> <li>HALT mode FmCF = 3 MHz for ceramic resonator oscillation.</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock CF oscillator.</li> <li>Internal RC oscillator stopped</li> </ul>	4.5.10 6.0 2.7 to 4.5		2.2 2.2 0.8	2.5	
	Iddhalt(4)		<ul> <li>HALT mode FmCF = 0 Hz (when oscillator stops)</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock :</li> </ul>	4.5 to 6.0		400	1000	μΑ
	I <sub>DDHALT</sub> (5)	a start and a start a	RC oscillator	2.7 to 4.5		200	750	
	IDDHALT(6)		<ul> <li>HALT mode FmCF = 0 Hz (when oscillator stops).</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock : 32.768 kHz</li> <li>Internal RC</li> </ul>	4.5 to 6.0		25	100	
	IDDHALT(7)		oscillator stopped.	2.7 to 4.5		8	40	
Current drain at	IDDHOLD(1)	Vpp //	HOLD mode	4.5 to 6.0		0.05	30	
HOLD mode (Note 4)	Jbdhold(2)	S //		2.7 to 4.5		0.02	20	

(Note 4) The currents to output transistors and pull-up MOS transistors are ignored.



Oscillation type	Supplier	Oscillator	C1	C2
12 MHz ceramic resonator	Murata	CSA12.0MTZ	33 pF	33 pF
oscillation		CST12.0MTW	On chip	
	Kyocera	KBR-12.0M	33 pF	33 pF
3 MHz ceramic resonator	Murata	CSA3.00MG040	100 pF	100/pF
oscillation		CST3.00MGW040	On chip	
	Kyocera	KBR-3.0MS	47 pF	47 pF

\* K rank ( $\pm 10\%$ ) and SL characteristics must be used for C1 and C2.

### Table 1. Ceramic Resonator Oscillation Guaranteed Constants (Main clock)


Oscillation type	Supplier	Oscillator	C3 C4
32.768 kHz crystal oscillation	Kyocera	KF-38G-13P0200	18 pF


 $\ast$  J rank (±5%) and CH characteristics must be used for C3 and C4.


(For applications which do not need high precision, use K rank ( $\pm 10\%$ ) and SL characteristics.)

### Table 2. Crystal Oscillation Guaranteed Constants (Sub-clock)

- Notes Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillator pins as possible with the shortest pattern length.
  - If other oscillators are used, we provide no guarantee for the characteristics.







- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of rehability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- herein.
   Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1997. Specifications and information herein are subject to change without notice.