


Dual/Quad 100V/ μ s, 85MHz, Rail-to-Rail Input and Output Op Amps

FEATURES

- Slew Rate: 100V/ μ s
- Gain Bandwidth Product: 85MHz
- Input Common Mode Range Includes Both Rails
- Output Swings Rail-to-Rail
- Low Quiescent Current: 3mA Max per Amplifier
- Large Output Current: 42mA Typ
- Voltage Noise: 21nV/ $\sqrt{\text{Hz}}$ Typ
- Power Supply Rejection: 90dB Typ
- Open-Loop Gain: 60V/mV Typ
- Operating Temperature Range: -40°C to 85°C
- Dual Available in 8-Lead DFN and SO Packages
- Quad Available in the 14-Pin Narrow SO Package

APPLICATIONS

- Low Voltage, High Frequency Signal Processing
- Driving A/D Converters
- Rail-to-Rail Buffer Amplifiers
- Active Filters
- Video Line Driver

 LTC and LT are registered trademarks of Linear Technology Corporation.

DESCRIPTION

May 2003

The LT[®]1804/LT1805 are dual/quad, low power, high speed rail-to-rail input and output operational amplifiers with excellent DC performance. The LT1804/LT1805 feature reduced supply current, lower input offset voltage, lower input bias current and higher DC gain than other devices with comparable bandwidth and slew rate.

Typically, the LT1804/LT1805 have an input offset voltage of 350 μ V, an input bias current of 125nA and an open-loop gain of 60 thousand.


The LT1804/LT1805 have an input range that includes both supply rails and an output that swings within 20mV of either supply rail to maximize the signal dynamic range in low supply applications.

The LT1804/LT1805 maintain their performance for supplies from 2.3V to 12.6V and are specified at 3V, 5V and ± 5 V supplies. The inputs can be driven beyond the supplies without damage or phase reversal of the output.


The LT1804 is available in 8-pin DFN and SO packages with the standard op amp pinouts. The LT1805 features the standard quad op amp configuration and is available in a 14-pin plastic SO package.

TYPICAL APPLICATION

Inverting DC Restore



Inverting DC Restore Circuit Response



18045i

ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V_S^+ to V_S^-)	12.6V	Maximum Junction Temperature (DD Package) ..	125°C
Input Current (Note 2)	$\pm 10\text{mA}$	Storage Temperature Range	-65°C to 150°C
Output Short-Circuit Duration (Note 3)	Indefinite	Storage Temperature Range (DD Package)	-65°C to 125°C
Operating Temperature Range (Note 4) ..	-40°C to 85°C	Lead Temperature (Soldering, 10 sec)	300°C
Specified Temperature Range (Note 5) ...	-40°C to 85°C		
Maximum Junction Temperature	150°C		

PACKAGE/ORDER INFORMATION

<p>DD PACKAGE 8-LEAD (3mm x 3mm) PLASTIC DFN $T_{JMAX} = 125^\circ\text{C}$, $\theta_{JA} = 160^\circ\text{C/W}$ UNDERSIDE METAL INTERNALLY CONNECTED TO V^- (PCB CONNECTION OPTIONAL)</p>		<p>S8 PACKAGE 8-LEAD PLASTIC SO $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 190^\circ\text{C/W}$</p>		<p>S PACKAGE 14-LEAD PLASTIC SO $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 160^\circ\text{C/W}$</p>	
ORDER PART NUMBER	DD PART MARKING*	ORDER PART NUMBER	S8 PART MARKING	ORDER PART NUMBER	
LT1804CDD LT1804IDD	LADJ	LT1804CS8 LT1804IS8	1804 1804I	LT1805CS LT1805IS	

Consult LTC Marketing for parts specified with wider operating temperature ranges.
*The temperature grades are identified by a label on the shipping container.

ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_S = 5V, 0V; V_S = 3V, 0V; V_{CM} = V_{OUT} = half supply, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = 0V		0.35	2	mV
		V _{CM} = 0V (DD)		1.00	3	mV
		V _{CM} = V _S		1.50	8	mV
ΔV _{OS}	Input Offset Shift	V _{CM} = 0V to V _S - 2V		0.125	0.50	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 9)	V _{CM} = 0V		0.5	3.5	mV
		V _{CM} = 0V (DD)		1.0	5.0	mV
I _B	Input Bias Current	V _{CM} = 1V		125	750	nA
		V _{CM} = V _S		3	5.5	μA
	Input Bias Current Match (Channel-to-Channel) (Note 9)	V _{CM} = 1V		100	1250	nA
		V _{CM} = V _S		100	1500	nA
I _{OS}	Input Offset Current	V _{CM} = 1V		100	1000	nA
		V _{CM} = V _S		50	1000	nA
	Input Noise Voltage	0.1Hz to 10Hz		3		μV _{p-p}
e _n	Input Noise Voltage Density	f = 10kHz		21		nV/√Hz
i _n	Input Noise Current Density	f = 10kHz		2.5		pA/√Hz
C _{IN}	Input Capacitance			2		pF
A _{VOL}	Large-Signal Voltage Gain	V _S = 5V, V _O = 0.5V to 4.5V, R _L = 1k to V _S /2	20	60		V/mV
		V _S = 5V, V _O = 1V to 4V, R _L = 100Ω to V _S /2	2	4.5		V/mV
		V _S = 3V, V _O = 0.5V to 2.5V, R _L = 1k to V _S /2	15	45		V/mV
CMRR	Common Mode Rejection Ratio	V _S = 5V, V _{CM} = 0V to 3V	75	96		dB
		V _S = 3V, V _{CM} = 0V to 1V	66	90		dB
	CMRR Match (Channel-to-Channel) (Note 9)	V _S = 5V, V _{CM} = 0V to 3V	69	91		dB
		V _S = 3V, V _{CM} = 0V to 1V	60	85		dB
	Input Common Mode Range		0		V _S	V
PSRR	Power Supply Rejection Ratio	V _S = 2.5V to 10V, V _{CM} = 0V	68	90		dB
		PSRR Match (Channel-to-Channel) (Note 9)	62	90		dB
	Minimum Supply Voltage (Note 6)			2.3	2.5	V
V _{OL}	Output Voltage Swing Low (Note 7)	No Load		17	60	mV
		I _{SINK} = 5mA		80	150	mV
		I _{SINK} = 15mA		180	300	mV
V _{OH}	Output Voltage Swing High (Note 7)	No Load		17	60	mV
		I _{SOURCE} = 5mA		125	250	mV
		I _{SOURCE} = 15mA		350	600	mV
I _{SC}	Short-Circuit Current (Note 3)	V _S = 5V	20	42		mA
		V _S = 3V	18	34		mA
I _S	Supply Current per Amplifier			2.7	3	mA
GBW	Gain Bandwidth Product	V _S = 5V, Frequency = 2MHz, R _L = 1k to 2.5V	50	85		MHz
SR	Slew Rate	V _S = 5V, A _V = -1, R _L = 1k to V _S /2, V _O = 0.5V to 4.5V Measured at V _O = 1.5V, 3.5V	65	100		V/μs
FPBW	Full Power Bandwidth (Note 10)	V _S = 5V, A _V = -1, V _O = 0.5V to 4.5V, R _L = 1k to V _S /2		8		MHz
HD	Harmonic Distortion	V _S = 5V, A _V = 1, R _L = 1k, V _O = 2V _{p-p} , f _C = 1MHz		-75		dBc
t _S	Settling Time	0.01%, V _S = 5V, V _{STEP} = 2V, A _V = 1, R _L = 1k		350		ns
ΔG	Differential Gain (NTSC)	V _S = 5V, A _V = 2, R _L = 150Ω		0.15		%
Δθ	Differential Phase (NTSC)	V _S = 5V, A _V = 2, R _L = 150Ω		1		Deg

ELECTRICAL CHARACTERISTICS The ● denotes specifications which apply over the $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ temperature range. $V_S = 5\text{V}, 0\text{V}; V_S = 3\text{V}, 0\text{V}; V_{\text{CM}} = V_{\text{OUT}} = \text{half supply unless otherwise noted.}$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_{\text{CM}} = 0\text{V}$	●	0.50	3.5	mV
		$V_{\text{CM}} = 0\text{V (DD)}$	●	1.25	5.0	mV
		$V_{\text{CM}} = V_S$	●	1.60	8.5	mV
ΔV_{OS}	Input Offset Shift	$V_{\text{CM}} = 0\text{V to } V_S - 2\text{V}$	●	0.05	0.8	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 9)	$V_{\text{CM}} = 0\text{V}$	●	0.75	5.5	mV
		$V_{\text{CM}} = 0\text{V (DD)}$	●	1.50	7.5	mV
$V_{\text{OS TC}}$	Input Offset Voltage Drift (Note 8)		●	10	35	$\mu\text{V}/^{\circ}\text{C}$
I_B	Input Bias Current	$V_{\text{CM}} = 1\text{V}$	●	150	1100	nA
		$V_{\text{CM}} = V_S - 0.2\text{V}$	●	3.2	6	μA
	Input Bias Current Match (Channel-to-Channel) (Note 9)	$V_{\text{CM}} = 1\text{V}$	●	120	1500	nA
		$V_{\text{CM}} = V_S - 0.2\text{V}$	●	120	1800	nA
I_{OS}	Input Offset Current	$V_{\text{CM}} = 1\text{V}$	●	100	1400	nA
		$V_{\text{CM}} = V_S - 0.2\text{V}$	●	50	1400	nA
A_{VOL}	Large-Signal Voltage Gain	$V_S = 5\text{V}, V_0 = 0.5\text{V to } 4.5\text{V}, R_L = 1\text{k to } V_S/2$	●	15	50	V/mV
		$V_S = 5\text{V}, V_0 = 1\text{V to } 4\text{V}, R_L = 100\Omega \text{ to } V_S/2$	●	1.4	3.7	V/mV
		$V_S = 3\text{V}, V_0 = 0.5\text{V to } 2.5\text{V}, R_L = 1\text{k to } V_S/2$	●	10	40	V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5\text{V}, V_{\text{CM}} = 0\text{V to } 3\text{V}$	●	71	95	dB
		$V_S = 3\text{V}, V_{\text{CM}} = 0\text{V to } 1\text{V}$	●	61	90	dB
	CMRR Match (Channel-to-Channel) (Note 9)	$V_S = 5\text{V}, V_{\text{CM}} = 0\text{V to } 3\text{V}$	●	65	90	dB
		$V_S = 3\text{V}, V_{\text{CM}} = 0\text{V to } 1\text{V}$	●	55	85	dB
	Input Common Mode Range		●	0	V_S	V
PSRR	Power Supply Rejection Ratio	$V_S = 2.5\text{V to } 10\text{V}, V_{\text{CM}} = 0\text{V}$	●	65	87	dB
		$V_S = 2.5\text{V to } 10\text{V}, V_{\text{CM}} = 0\text{V}$	●	59	87	dB
	Minimum Supply Voltage (Note 6)		●	2.3	2.5	V
V_{OL}	Output Voltage Swing Low (Note 7)	No Load	●	19	80	mV
		$I_{\text{SINK}} = 5\text{mA}$	●	100	225	mV
		$I_{\text{SINK}} = 15\text{mA}$	●	200	450	mV
V_{OH}	Output Voltage Swing High (Note 7)	No Load	●	19	80	mV
		$I_{\text{SOURCE}} = 5\text{mA}$	●	150	350	mV
		$I_{\text{SOURCE}} = 15\text{mA}$	●	450	900	mV
I_{SC}	Short-Circuit Current (Note 3)	$V_S = 5\text{V}$	●	17	40	mA
		$V_S = 3\text{V}$	●	15	28	mA
I_S	Supply Current per Amplifier		●	3	3.75	mA
GBW	Gain Bandwidth Product	$V_S = 5\text{V}, \text{Frequency} = 2\text{MHz}, R_L = 1\text{k to } 2.5\text{V}$	●	45	82	MHz
SR	Slew Rate	$V_S = 5\text{V}, A_V = -1, R_L = 1\text{k to } V_S/2, V_0 = 0.5\text{V to } 4.5\text{V}$ Measured at $V_0 = 1.5\text{V}, 3.5\text{V}$	●	45	93	$\text{V}/\mu\text{s}$

ELECTRICAL CHARACTERISTICS The ● denotes specifications which apply over the $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ temperature range. $V_S = 5\text{V}, 0\text{V}; V_S = 3\text{V}, 0\text{V}; V_{CM} = V_{OUT} = \text{half supply unless otherwise noted. (Note 5)}$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_{CM} = 0\text{V}$	●		0.7	4.0	mV
		$V_{CM} = 0\text{V (DD)}$	●		1.5	6.5	mV
		$V_{CM} = V_S$	●		1.7	9.0	mV
ΔV_{OS}	Input Offset Shift	$V_{CM} = 0\text{V to } V_S - 2\text{V}$	●		0.125	1.00	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 9)	$V_{CM} = 0\text{V}$	●		1	6.5	mV
		$V_{CM} = 0\text{V (DD)}$	●		2	9.0	mV
$V_{OS\ TC}$	Input Offset Voltage Drift (Note 8)		●		10	35	$\mu\text{V}/^{\circ}\text{C}$
I_B	Input Bias Current	$V_{CM} = 1\text{V}$	●		200	1500	nA
		$V_{CM} = V_S - 0.2\text{V}$	●		3.4	6.5	μA
	Input Bias Current Match (Channel-to-Channel) (Note 9)	$V_{CM} = 1\text{V}$	●		150	2000	nA
		$V_{CM} = V_S - 0.2\text{V}$	●		150	2200	nA
I_{OS}	Input Offset Current	$V_{CM} = 1\text{V}$	●		100	1600	nA
		$V_{CM} = V_S - 0.2\text{V}$	●		50	1600	nA
A_{VOL}	Large-Signal Voltage Gain	$V_S = 5\text{V}, V_O = 0.5\text{V to } 4.5\text{V}, R_L = 1\text{k to } V_S/2$	●	12	48		V/mV
		$V_S = 5\text{V}, V_O = 1.5\text{V to } 3.5\text{V}, R_L = 100\Omega \text{ to } V_S/2$	●	1.3	4.8		V/mV
		$V_S = 3\text{V}, V_O = 0.5\text{V to } 2.5\text{V}, R_L = 1\text{k to } V_S/2$	●	8	35		V/mV
CMRR	Common Mode Rejection Ratio	$V_S = 5\text{V}, V_{CM} = 0\text{V to } 3\text{V}$	●	69	95		dB
		$V_S = 3\text{V}, V_{CM} = 0\text{V to } 1\text{V}$	●	60	90		dB
	CMRR Match (Channel-to-Channel) (Note 9)	$V_S = 5\text{V}, V_{CM} = 0\text{V to } 3\text{V}$	●	63	90		dB
		$V_S = 3\text{V}, V_{CM} = 0\text{V to } 1\text{V}$	●	54	85		dB
	Input Common Mode Range		●	0		V_S	V
PSRR	Power Supply Rejection Ratio	$V_S = 2.5\text{V to } 10\text{V}, V_{CM} = 0\text{V}$	●	64	86		dB
		PSRR Match (Channel-to-Channel) (Note 9)	●	58	86		dB
	Minimum Supply Voltage (Note 6)		●	2.3	2.5		V
V_{OL}	Output Voltage Swing Low (Note 7)	No Load	●		20	90	mV
		$I_{SINK} = 5\text{mA}$	●		100	250	mV
		$I_{SINK} = 10\text{mA}$	●		170	350	mV
V_{OH}	Output Voltage Swing High (Note 7)	No Load	●		20	90	mV
		$I_{SOURCE} = 5\text{mA}$	●		170	400	mV
		$I_{SOURCE} = 10\text{mA}$	●		300	600	mV
I_{SC}	Short-Circuit Current (Note 3)	$V_S = 5\text{V}$	●	12	35		mA
		$V_S = 3\text{V}$	●	11	27		mA
I_S	Supply Current per Amplifier		●		3.1	4.25	mA
GBW	Gain Bandwidth Product	$V_S = 5\text{V}, \text{Frequency} = 2\text{MHz}$	●	40	77		MHz
SR	Slew Rate	$V_S = 5\text{V}, A_V = -1, R_L = 1\text{k to } V_S/2, V_O = 0.5\text{V to } 4.5\text{V}$ Measured at $V_O = 1.5\text{V}, 3.5\text{V}$	●	30	70		V/ μs

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $V_{CM} = 0\text{V}$, $V_{OUT} = 0\text{V}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_{CM} = -5\text{V}$		0.35	2.5	mV
		$V_{CM} = -5\text{V (DD)}$		1.50	3.5	mV
		$V_{CM} = 5\text{V}$		1.50	8.0	mV
ΔV_{OS}	Input Offset Shift	$V_{CM} = -5\text{V to } 3\text{V}$		0.3	1	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 9)	$V_{CM} = -5\text{V}$		0.5	4.0	mV
		$V_{CM} = -5\text{V (DD)}$		1.0	5.5	mV
I_B	Input Bias Current	$V_{CM} = -4\text{V}$		125	750	nA
		$V_{CM} = 5\text{V}$		2.5	5.5	μA
	Input Bias Current Match (Channel-to-Channel) (Note 9)	$V_{CM} = -4\text{V}$		150	1250	nA
		$V_{CM} = 5\text{V}$		150	1500	nA
I_{OS}	Input Offset Current	$V_{CM} = -4\text{V}$		100	1000	nA
		$V_{CM} = 5\text{V}$		50	1000	nA
	Input Noise Voltage	0.1Hz to 10Hz		3		μV_{P-P}
e_n	Input Noise Voltage Density	$f = 10\text{kHz}$		21		$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input Noise Current Density	$f = 10\text{kHz}$		2.5		$\text{pA}/\sqrt{\text{Hz}}$
C_{IN}	Input Capacitance	$f = 100\text{kHz}$		2		pF
A_{VOL}	Large-Signal Voltage Gain	$V_O = -4\text{V to } 4\text{V}$, $R_L = 1\text{k}$	20	55		V/mV
		$V_O = -1.5\text{V to } 1.5\text{V}$, $R_L = 100\Omega$	2	5		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = -5\text{V to } 3\text{V}$	78	96		dB
		CMRR Match (Channel-to-Channel) (Note 9)	$V_{CM} = -5\text{V to } 3\text{V}$	72	96	
	Input Common Mode Range		V_S^-		V_S^+	V
PSRR	Power Supply Rejection Ratio	$V_S^+ = 2.5\text{V to } 10\text{V}$, $V_S^- = 0\text{V}$, $V_{OUT} = V_S^+/2$	68	90		dB
		PSRR Match (Channel-to-Channel) (Note 9)	$V_S^+ = 2.5\text{V to } 10\text{V}$, $V_S^- = 0\text{V}$, $V_{OUT} = V_S^+/2$	62	90	
V_{OL}	Output Voltage Swing Low (Note 7)	No Load		17	60	mV
		$I_{SINK} = 5\text{mA}$		85	150	mV
		$I_{SINK} = 15\text{mA}$		200	300	mV
V_{OH}	Output Voltage Swing High (Note 7)	No Load		17	60	mV
		$I_{SOURCE} = 5\text{mA}$		125	250	mV
		$I_{SOURCE} = 15\text{mA}$		350	600	mV
I_{SC}	Short-Circuit Current (Note 3)		25	50		mA
I_S	Supply Current per Amplifier			2.5	3	mA
GBW	Gain Bandwidth Product	Frequency = 2MHz		83		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1\text{k}$, $V_O = \pm 4\text{V}$ Measured at $V_O = \pm 2\text{V}$		88		$\text{V}/\mu\text{s}$
FPBW	Full Power Bandwidth (Note 10)	$V_O = 8\text{V}_{P-P}$		4		MHz
HD	Harmonic Distortion	$A_V = 1$, $R_L = 1\text{k}$, $V_O = 2\text{V}_{P-P}$, $f_C = 1\text{MHz}$		-75		dBc
t_S	Settling Time	0.01%, $V_{STEP} = 5\text{V}$, $A_V = 1$, $R_L = 1\text{k}$		500		ns
ΔG	Differential Gain (NTSC)	$A_V = 2$, $R_L = 150\Omega$		0.75		%
$\Delta\theta$	Differential Phase (NTSC)	$A_V = 2$, $R_L = 150\Omega$		0.8		Deg

ELECTRICAL CHARACTERISTICS The ● denotes specifications which apply over the $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ temperature range. $V_S = \pm 5\text{V}$, $V_{CM} = 0\text{V}$, $V_{OUT} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_{CM} = -5\text{V}$	●	0.5	3.5	mV
		$V_{CM} = -5\text{V}$ (DD)	●	1.5	5.0	mV
		$V_{CM} = 5\text{V}$	●	1.4	8.5	mV
ΔV_{OS}	Input Offset Shift	$V_{CM} = -5\text{V}$ to 3V	●	0.35	1.5	mV
		Input Offset Voltage Match (Channel-to-Channel) (Note 9)	$V_{CM} = -5\text{V}$	●	0.75	5.5
		$V_{CM} = -5\text{V}$ (DD)	●	1.50	7.5	mV
$V_{OS\ TC}$	Input Offset Voltage Drift (Note 8)		●	10	35	$\mu\text{V}/^{\circ}\text{C}$
I_B	Input Bias Current	$V_{CM} = -4\text{V}$	●	175	1000	nA
		$V_{CM} = 4.8\text{V}$	●	2.5	6	μA
	Input Bias Current Match (Channel-to-Channel) (Note 9)	$V_{CM} = -4\text{V}$	●	175	1500	nA
		$V_{CM} = 4.8\text{V}$	●	175	1800	nA
I_{OS}	Input Offset Current	$V_{CM} = -4\text{V}$	●	100	1400	nA
		$V_{CM} = 4.8\text{V}$	●	50	1400	nA
A_{VOL}	Large-Signal Voltage Gain	$V_O = -4\text{V}$ to 4V , $R_L = 1\text{k}$	●	15	47	V/mV
		$V_O = -1.5\text{V}$ to 1.5V , $R_L = 100\Omega$	●	1.5	4.5	V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = -5\text{V}$ to 3V	●	74	95	dB
	CMRR Match (Channel-to-Channel) (Note 9)	$V_{CM} = -5\text{V}$ to 3V	●	68	95	dB
	Input Common Mode Range		●	V_S^-	V_S^+	V
PSRR	Power Supply Rejection Ratio	$V_S^+ = 2.5\text{V}$ to 10V , $V_S^- = 0\text{V}$, $V_{OUT} = V_S^+/2$	●	65	87	dB
	PSRR Match (Channel-to-Channel) (Note 9)	$V_S^+ = 2.5\text{V}$ to 10V , $V_S^- = 0\text{V}$, $V_{OUT} = V_S^+/2$	●	59	87	dB
V_{OL}	Output Voltage Swing Low (Note 7)	No Load	●	19	80	mV
		$I_{SINK} = 5\text{mA}$	●	100	225	mV
		$I_{SINK} = 15\text{mA}$	●	220	475	mV
V_{OH}	Output Voltage Swing High (Note 7)	No Load	●	19	80	mV
		$I_{SOURCE} = 5\text{mA}$	●	150	350	mV
		$I_{SOURCE} = 15\text{mA}$	●	460	900	mV
I_{SC}	Short-Circuit Current (Note 3)		●	20	46	mA
I_S	Supply Current per Amplifier		●	2.8	3.75	mA
GBW	Gain Bandwidth Product	Frequency = 2MHz	●	80		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1\text{k}$, $V_O = \pm 4\text{V}$, Measured at $V_O = \pm 2\text{V}$	●	84		$\text{V}/\mu\text{s}$

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ temperature range. $V_S = \pm 5\text{V}$, $V_{CM} = 0\text{V}$, $V_{OUT} = 0\text{V}$ unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	$V_{CM} = -5\text{V}$	●	1	4.0	mV
		$V_{CM} = -5\text{V (DD)}$	●	2	6.5	mV
		$V_{CM} = 5\text{V}$	●	2	9.0	mV
ΔV_{OS}	Input Offset Shift	$V_{CM} = -5\text{V to } 3\text{V}$	●	0.4	1.7	mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 9)	$V_{CM} = -5\text{V}$	●	1	6.5	mV
		$V_{CM} = -5\text{V (DD)}$	●	2	9.0	mV
$V_{OS TC}$	Input Offset Voltage Drift (Note 8)		●	10	35	$\mu\text{V}/^{\circ}\text{C}$
I_B	Input Bias Current	$V_{CM} = -4\text{V}$	●	250	1200	nA
		$V_{CM} = 4.8\text{V}$	●	2.5	6.5	μA
	Input Bias Current Match (Channel-to-Channel) (Note 9)	$V_{CM} = -4\text{V}$	●	200	2000	nA
		$V_{CM} = 4.8\text{V}$	●	250	2200	nA
I_{OS}	Input Offset Current	$V_{CM} = -4\text{V}$	●	100	1600	nA
		$V_{CM} = 4.8\text{V}$	●	50	1600	nA
A_{VOL}	Large-Signal Voltage Gain	$V_O = -4\text{V to } 4\text{V}$, $R_L = 1\text{k}$	●	12	45	V/mV
		$V_O = -1\text{V to } 1\text{V}$, $R_L = 100\Omega$	●	1.4	5.3	V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = -5\text{V to } 3\text{V}$	●	73	95	dB
	CMRR Match (Channel-to-Channel) (Note 9)	$V_{CM} = -5\text{V to } 3\text{V}$	●	67	95	dB
	Input Common Mode Range		●	V_S^-	V_S^+	V
PSRR	Power Supply Rejection Ratio	$V_S^+ = 2.5\text{V to } 10\text{V}$, $V_S^- = 0\text{V}$, $V_{OUT} = V_S^+/2$	●	64	86	dB
	PSRR Match (Channel-to-Channel) (Note 9)	$V_S^+ = 2.5\text{V to } 10\text{V}$, $V_S^- = 0\text{V}$, $V_{OUT} = V_S^+/2$	●	58	86	dB
V_{OL}	Output Voltage Swing Low (Note 7)	No Load	●	20	90	mV
		$I_{SINK} = 5\text{mA}$	●	110	250	mV
		$I_{SINK} = 10\text{mA}$	●	170	350	mV
V_{OH}	Output Voltage Swing High (Note 7)	No Load	●	20	90	mV
		$I_{SOURCE} = 5\text{mA}$	●	170	400	mV
		$I_{SOURCE} = 10\text{mA}$	●	300	600	mV
I_{SC}	Short-Circuit Current (Note 3)		●	12.5	34	mA
I_S	Supply Current per Amplifier		●	2.9	4.25	mA
GBW	Gain Bandwidth Product	Frequency = 2MHz	●	75		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 1\text{k}$, $V_O = \pm 4\text{V}$, Measured at $V_O = \pm 2\text{V}$	●	65		V/ μs

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: The inputs are protected by back-to-back diodes. If the differential input voltage exceeds 1.4V, the input current should be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

Note 4: The LT1804C/LT1804I and LT1805C/LT1805I are guaranteed functional over the temperature range of -40°C and 85°C .

Note 5: The LT1804C/LT1805C are guaranteed to meet specified performance from 0°C to 70°C . The LT1804I/LT1805I are designed, characterized and expected to meet specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LT1804I/LT1805I are guaranteed to meet specified performance from -40°C to 85°C .

Note 6: Minimum supply voltage is guaranteed by power supply rejection ratio test.

Note 7: Output voltage swings are measured between the output and power supply rails.

Note 8: This parameter is not 100% tested.


Note 9: Matching parameters are the difference between amplifiers A and D and between B and C on the LT1805; between the two amplifiers on the LT1804.

Note 10: Full power bandwidth is based on slew rate:



$$\text{FPBW} = \text{SR}/2\pi V_P$$

PACKAGE DESCRIPTION

DD Package
8-Lead Plastic DFN (3mm × 3mm)
 (Reference LTC DWG # 05-08-1698)




RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



- NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
 4. EXPOSED PAD SHALL BE SOLDER PLATED

PACKAGE DESCRIPTION

S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
 (Reference LTC DWG # 05-08-1610)




- NOTE:
 1. DIMENSIONS IN $\frac{\text{INCHES}}{\text{MILLIMETERS}}$
 2. DRAWING NOT TO SCALE
 3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED $.006"$ (0.15mm)

S08 0303

PACKAGE DESCRIPTION

S Package
14-Lead Plastic Small Outline (Narrow .150 Inch)
 (Reference LTC DWG # 05-08-1610)



- NOTE:
 1. DIMENSIONS IN $\frac{\text{INCHES}}{\text{MILLIMETERS}}$
 2. DRAWING NOT TO SCALE
 3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED $.006''$ (0.15mm)

S14 0502

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1399	Triple 300MHz Current Feedback Amplifier	0.1dB Gain Flatness to 150MHz, Shutdown
LT1498/LT1499	Dual/Quad 10MHz, 6V μ s Rail-to-Rail Input and Output C-Load™ Op Amps	High DC Accuracy, 475 μ V $V_{OS(MAX)}$, 4 μ V/°C Max Drift, Max Supply Current 2.2mA per Amp
LT1630/LT1631	Dual/Quad 30MHz, 10V/ μ s Rail-to-Rail Input and Output Op Amps	High DC Accuracy, 525 μ V $V_{OS(MAX)}$, 70mA Output Current, Max Supply Current 4.4mA per Amplifier
LT1800/LT1801 LT1802	Single/Dual/Quad 80MHz, 25V/ μ s Low Power Rail-to-Rail Input/Output Precision Op Amps	High DC Accuracy, 350 μ V $V_{OS(MAX)}$, Max Supply Current 2mA per Amplifier
LT1806/LT1807	Single/Dual 325MHz, 140V/ μ s Rail-to-Rail Input/Output Amps	High DC Accuracy, 550 μ V $V_{OS(MAX)}$, Low Noise 3.5nV/ \sqrt{Hz} , Low Distortion –80dB at 5MHz, Power-Down (LT1806)
LT1809/LT1810	Single/Dual 180MHz Rail-to-Rail Input/Output Op Amps	350V/ μ s Slew Rate, Low Distortion –90dB at 5MHz, Power-Down (LT1809)
LT6202/LT6203 LT6204	Single/Dual/Quad 90MHz, 24V/ μ s Rail-to-Rail Input/Output, Ultralow 1.9nV/ \sqrt{Hz} Noise, Low Power Op Amps	High DC Accuracy, 500 μ V $V_{OS(MAX)}$, Max Supply Current 3mA per Amplifier

C-Load is a trademark of Linear Technology Corporation.