



3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16601

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{cc} = 3.3V \pm 0.3V$, Normal Range
- $V_{cc} = 2.7V$ to $3.6V$, Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in SSOP, TSSOP, and TVSOP packages

DRIVE FEATURES:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

DESCRIPTION:

This 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. The ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.


Dataflow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable $OEAB$ is active low. When $OEAB$ is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA and CLKENBA.

The ALVCH16601 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16601 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

APRIL 1999

FUNCTION TABLE^(1,2)

Inputs					Output
CLKENAB	OEAB	LEAB	CLKAB	Ax	Bx
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ⁽³⁾
H	L	L	X	X	B ⁽³⁾
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L or H	X	B ⁽³⁾

NOTES:

1. A-to-B data flow is shown. B-to-A data flow is similar but uses \overline{OEBA} , LEBA, and CLKBA, and CLKENBA.
2. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH transition
3. Level of B before the indicated steady-state inputs were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
IIH	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	±5	µA
IIL	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	±5	µA
IOZH	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = Vcc	—	—	±10	µA
			Vo = GND	—	—	±10	
VIK	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		—	-0.7	-1.2	V
VH	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	µA
				—	—	750	µA
ΔIcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	µA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX}		150	—	150	—	150	—	MHz
t _{PLH}	Propagation Delay Ax to Bx or Bx to Ax	1	4	—	4.6	—	4.1	ns
t _{PLH}	Propagation Delay LEAB to Bx or LEBA to Ax	1	4.6	—	5.3	—	4.7	ns
t _{PLH}	Propagation Delay CLKAB to Bx or CLKBA to Ax	1.2	5.2	—	5.8	—	5	ns
t _{PZH}	Output Enable Time OEAB to Bx or OEBA to Ax	1.1	5.3	—	6.1	—	5.2	ns
t _{PZL}	Output Disable Time OEAB to Bx or OEBA to Ax	1.4	4.9	—	4.8	—	4.4	ns
t _{su}	Set-up Time, data before CLK↑	2.3	—	2.4	—	2.1	—	ns
t _{su}	Set-up Time, data before LE↓, CLK HIGH	2	—	1.6	—	1.6	—	ns
t _{su}	Set-up Time, data before LE↓, CLK LOW	1.3	—	1.2	—	1.1	—	ns
t _{su}	Set-up Time, CLKEN before CLK↑	2	—	2	—	1.7	—	ns
t _H	Hold Time, data after CLK↑	0.7	—	0.7	—	0.8	—	ns
t _H	Hold Time, data after LE↓, CLK HIGH	1.3	—	1.6	—	1.4	—	ns
t _H	Hold Time, data after LE↓, CLK LOW	1.7	—	2	—	1.7	—	ns
t _H	Hold Time, CLKEN after CLK↑	0.3	—	0.5	—	0.6	—	ns
t _W	Pulse Width, LE HIGH	3.3	—	3.3	—	3.3	—	ns
t _W	Pulse Width, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t _{sk(o)}	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

- See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to +85°C.
- Skew between any two outputs of the same package and switching in the same direction.

ORDERING INFORMATION

IDT	XX	ALVC	X	XX	XXX	XX	
Temp. Range		Bus-Hold		Family	Device Type	Package	
						PV	Shrink Small Outline Package
						PA	Thin Shrink Small Outline Package
						PF	Thin Very Small Outline Package
					601		18-Bit Universal Bus Transceiver with 3-State Outputs
					16		Double-Density, ±24mA
					H		Bus-Hold
					74		-40°C to +85°C



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
 (408) 654-6459