

Lower Power 3.3V CMOS Fast SRAM 256K (32K x 8-Bit)

### **Features**

- Ideal for high-performance processor secondary cache
- Commercial (0°C to +70°C) and Industrial (-40°C to +85°C) temperature range options
- Fast access times:
- Commercial and Industrial: 10/12/15/20ns
- Low standby current (maximum):
  - 2mA full standby
- Small packages for space-efficient layouts:
- 28-pin 300 mil SOJ
- 28-pin TSOP Type I
- Produced with advanced high-performance CMOS technology
- Inputs and outputs are LVTTL-compatible
- Single 3.3V(±0.3V) power supply


### Description

The IDT71V256SA is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

The IDT71V256SA has outstanding low power characteristics while at the same time maintaining very high performance. Address access times of as fast as 10ns are ideal for 3.3V secondary cache in 3.3V desktop designs.

When power management logic puts the IDT71V256SA in standby mode, its very low power characteristics contribute to extended battery life. By taking  $\overline{CS}$  HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as  $\overline{CS}$  remains HIGH. Furthermore, under full standby mode ( $\overline{CS}$  at CMOS level, f=0), power consumption is guaranteed to always be less than 6.6mW and typically will be much smaller.


The IDT71V256SA is packaged in a 28-pin 300 mil SOJ and a 28-pin 300 mil TSOP Type I.



## **Functional Block Diagram**

#### **JUNE 2002**

### **Pin Configurations**



Top View

### **Pin Descriptions**

Name	Description
A0 - A14	Addresses
I/O0 - I/O7	Data Input/Output
<u>C</u> S	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

3101 tbl 01

#### Truth Table<sup>(1)</sup>

WE	<u>CS</u>	ŌĒ	I/O	Function
Х	Н	Х	High-Z	Standby (IsB)
Х	Vнс	Х	High-Z	Standby (ISB1)
Н	L	Н	High-Z	Output Disable
Н	L	L	Dout	Read
L	L	Х	Din	Write
				3101 tbl 02

**NOTE:** 1. H = VIH, L = VIL, X = Don't Care

Symbol	Rating	Com'l.	Unit
Vcc	Supply Voltage Relative to GND	-0.5 to +4.6	V
VTERM <sup>(2)</sup>	Terminal Voltage Relative to GND	-0.5 to Vcc+0.5	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Рт	Power Dissipation	1.0	W
Ιουτ	DC Output Current	50	mA
			3101 tbl 03

### Absolute Maximum Ratings<sup>(1)</sup>

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Input, Output, and I/O terminals; 4.6V maximum.

# 

### (TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Мах.	Unit
CIN	Input Capacitance	Vin = 3dV	6	pF
Соит	Output Capacitance	Vout = 3dV	7	pF
				3101 tbl 04

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

## Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Commercial	$0^{\circ}C$ to $+70^{\circ}C$	0V	$3.3V \pm 0.3V$
Industrial	-40°C to +85°C	0V	$3.3V \pm 0.3V$

3101 tbl 05

### **Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	۷
GND	Ground	0	0	0	۷
VIH	Input High Voltage - Inputs	2.0		5.0	۷
VIH	Input High Voltage - I/O	2.0		VCC +0.3	۷
VIL	Input Low Voltage	-0.3(1)		0.8	۷
NOTE				3	101 tbl 06

NOTE:

1. VIL (min.) = -2.0V for pulse width less than 5ns, once per cycle.

## DC Electrical Characteristics<sup>(1)</sup>

### (Vcc = 3.3V ± 0.3V, VLc = 0.2V, VHc = Vcc - 0.2V, Commercial and Industrial Temperture Ranges)

Symbol	Parameter	71V256SA10	71V256SA12	71V256SA15	71V256SA20	Unit
ICC	Dynamic Operating Current $\overline{CS} \leq VIL$ , Outputs Open, Vcc = Max., f = fmax <sup>(2)</sup>	100	90	85	85	mA
ISB	Standby Power Supply Current (TTL Level) $\overline{CS} = V_{H}$ , Vcc = Max., Outputs Open, f = fmax <sup>(2)</sup>	20	20	20	20	mA
ISB1	$ \begin{array}{l} \hline Eull Standby Power Supply Current (CMOS Level) \\ \hline CS \geq V_{HC}, V_{CC} = Max., Outputs Open, f = 0^{(2)}, \\ \hline V_{IN} \leq V_{LC} \ or \ V_{IN} \geq V_{HC} \end{array} $	2	2	2	2	mA

3101 tbl 07

NOTES:

1. All values are maximum guaranteed values.


2.  $f_{MAX} = 1/t_{RC}$ , only address inputs cycling at  $f_{MAX}$ ; f = 0 means that no inputs are cycling.


## **DC Electrical Characteristics**

 $(Vcc = 3.3V \pm 0.3V)$ 

				IDT71V256SA	l	
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
111	Input Leakage Current	Vcc = Max., VIN = GND to Vcc			2	μA
Ilo	Output Leakage Current	Vcc = Max., $\overline{CS}$ = VIH, Vout = GND to Vcc		_	2	μA
Vol	Output Low Voltage	Iol = 8mA, Vcc = Min.	—	—	0.4	V
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_		V

3101 tbl 08





## **AC Electrical Characteristics**


#### (Vcc = 3.3V ± 0.3V, Commercial and Industrial Temperature Ranges)

Parameter ead Cycle Time ddress Access Time hip Select Access Time hip Select to Output in Low-Z hip Select to Output in High-Z utput Enable to Output Valid	Min. 10 — 5 0	Max.	Min. 12 —	Max.	<b>Min</b> . 15 —	<b>Мах.</b> —– 15	<b>Min</b> . 20	Max. 	Unit
ead Cycle Time ddress Access Time hip Select Access Time hip Select to Output in Low-Z hip Select to Output in High-Z	5	10 10		12					ns
ddress Access Time hip Select Access Time hip Select to Output in Low-Z hip Select to Output in High-Z	5	10 10		12					ns
hip Select Access Time hip Select to Output in Low-Z hip Select to Output in High-Z	5	10				15			
hip Select to Output in Low-Z hip Select to Output in High-Z	5		—	12				20	ns
hip Select to Output in High-Z				12		15		20	ns
	0		5	_	5		5		ns
utput Enable to Output Valid		8	0	8	0	9	0	10	ns
	_	6		6		7		8	ns
utput Enable to Output in Low-Z	3		3	—	0	_	0	-	ns
utput Disable to Output in High-Z	2	6	2	6	0	7	0	8	ns
utput Hold from Address Change	3		3	—	3		3	-	ns
/rite Cycle Time	10		12	—	15	_	20	_	ns
ddress Valid to End-of-Write	9	_	9	-	10		15	1	ns
hip Select to End-of-Write	9	—	9	_	10	-	15	_	ns
ddress Set-up Time	0		0	—	0	_	0		ns
/rite Pulse Width	9		9	_	10		15		ns
/rite Recovery Time	0		0	—	0	—	0	-	ns
ata to Write Time Overlap	6		6	—	7	_	8	-	ns
ata Hold from Write Time	0		0	—	0	_	0		ns
utput Active from End-of-Write	4		4	—	4	_	4		ns
/rite Enable to Output in High-Z	1	8	1	8	1	9	1	10	ns
ut ut /ri do /ri ut	tput Disable to Output in High-Z tput Hold from Address Change ite Cycle Time dress Valid to End-of-Write p Select to End-of-Write dress Set-up Time ite Pulse Width ite Recovery Time ta to Write Time Overlap ta Hold from Write Time tput Active from End-of-Write	tput Disable to Output in High-Z       2         tput Hold from Address Change       3         ite Cycle Time       10         dress Valid to End-of-Write       9         p Select to End-of-Write       9         dress Set-up Time       0         ite Recovery Time       0         ta to Write Time Overlap       6         ta Hold from Write Time       0         tput Active from End-of-Write       4	tput Disable to Output in High-Z       2       6         tput Hold from Address Change       3          ite Cycle Time       10          dress Valid to End-of-Write       9          p Select to End-of-Write       9          dress Set-up Time       0          ite Recovery Time       0          ta to Write Time Overlap       6          ta Hold from Write Time       0          tput Active from End-of-Write       4	tput Disable to Output in High-Z262tput Hold from Address Change33ite Cycle Time1012dress Valid to End-of-Write99p Select to End-of-Write99dress Set-up Time00ite Pulse Width99ite Recovery Time00ta to Write Time Overlap66ta Hold from Write Time00tput Active from End-of-Write44	tput Disable to Output in High-Z       2       6       2       6         tput Hold from Address Change       3        3          ite Cycle Time       10        12          dress Valid to End-of-Write       9        9          p Select to End-of-Write       9        9          dress Set-up Time       0        0          ite Recovery Time       0        0          ta to Write Time Overlap       6        6          ta Hold from Write Time       0        0          tput Active from End-of-Write       4        4	tput Disable to Output in High-Z       2       6       2       6       0         tput Hold from Address Change       3        3        3         ite Cycle Time       10        12        15         dress Valid to End-of-Write       9        9        10         p Select to End-of-Write       9        9        10         dress Set-up Time       0        0        0         ite Pulse Width       9        9        10         ite Recovery Time       0        0        0         ita to Write Time Overlap       6        6        7         ta Hold from Write Time       0        0        0         tput Active from End-of-Write       4        4        4	put Disable to Output in High-Z       2       6       2       6       0       7         put Hold from Address Change       3        3        3        3          tie Cycle Time       10        12        15          dress Valid to End-of-Write       9        9        10          p Select to End-of-Write       9        9        10          dress Set-up Time       0        0        0          ite Pulse Width       9        9        10          ite Recovery Time       0        0        0          ta to Write Time Overlap       6        6        7          ta Hold from Write Time       0        0        0           ta Kotive from End-of-Write       4        4        4        4	put Disable to Output in High-Z       2       6       2       6       0       7       0         put Hold from Address Change       3        3        3        3        3         tie Cycle Time       10        12        15        20         dress Valid to End-of-Write       9        9        10        15         p Select to End-of-Write       9        9        10        15         dress Set-up Time       0        0        0        0         ite Pulse Width       9        9        10        15         ite Recovery Time       0        0        0        0         ita to Write Time Overlap       6        6        7        8         ita Hold from Write Time       0        0        0        0         ita to Write Time       4        4        4        4	put Disable to Output in High-Z       2       6       2       6       0       7       0       8         put Hold from Address Change       3        3        3        3          ite Cycle Time       10        12        15        20          dress Valid to End-of-Write       9        9        10        15          p Select to End-of-Write       9        9        10        15          dress Set-up Time       0        0        0        0          ite Recovery Time       0        0        0        0          ta to Write Time Overlap       6        6        7        8          ta Hold from Write Time       0        0        0        0          ta to Write Time Overlap       6        6        7        8          ta Hold from Write Time

NOTE:

1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.

## Timing Waveform of Read Cycle No. 1<sup>(1)</sup>




#### NOTES:

1. WE is HIGH for Read cycle.


2. Transition is measured ±200mV from steady state.

Timing Waveform of Read Cycle No. 2<sup>(1,2,4)</sup>



3101 drw 07


## Timing Waveform of Read Cycle No. 3<sup>(1,3,4)</sup>



#### NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected,  $\overline{CS}$  is LOW.
- 3. Address valid prior to or coincident with  $\overline{CS}$  transition LOW.
- 4.  $\overline{OE}$  is LOW.
- 5. Transition is measured ±200mV from steady state.

## Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)<sup>(1,2,4,6)</sup>




#### NOTES:

- 1. A write occurs during the overlap of a LOW CS and a LOW WE.
- 2. two is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

6. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp.


## Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)<sup>(1,2,3,4)</sup>



#### NOTES:

- 1.  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 3. two is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp.

## **Ordering Information — Commercial and Industrial**



3101 drw 11

## **Datasheet Document History**

1/7/00		Updated to new format
	Pg. 1, 3, 4, 7	Expanded Industrial Temperature offerings
	Pg. 1, 2, 7	Removed 28-pin 300 mil plastic DIP package offering
	Pg. 6	Removed Note No. 1 from Write Cycle No. 1 diagram; renumbered notes and footnotes
	Pg. 7	Revised Ordering Information
	Pg. 8	Added Datasheet Document History
08/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
06/21/02	Pg. 7	Added tape and reel option to the ordering information



*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax:408-492-8674 www.idt.com *for Tech Support:* sramhelp@idt.com 800 544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.