VNH3ASP30-E

## AUTOMOTIVE FULLY INTEGRATED H-BRIDGE MOTOR DRIVER

TARGET SPECIFICATION
Table 1. General Features

| TYPE | R DS(on) $^{\text {IOUT }}$ | V $_{\text {ccmax }}$ |  |
| :---: | :---: | :---: | :---: |
| VNH3ASP30-E | $42 \mathrm{~m} \Omega \max$ <br> (per leg) | 30 A | 41 V |

## - OUTPUT CURRENT: 30A

-5V LOGIC LEVEL COMPATIBLE INPUTS

- UNDERVOLTAGE AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT DOWN
- CROSS-CONDUCTION PROTECTION
- LINEAR CURRENT LIMITER
- VERY LOW STAND-BY POWER CONSUMPTION
- PWM OPERATION UP TO 20 KHz
- PROTECTION AGAINST:

LOSS OF GROUND AND LOSS OF VCc

- CURRENT SENSE OUTPUT PROPORTIONAL TO MOTOR CURRENT
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE


## DESCRIPTION

The VNH3ASP30-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic High-Side drivers and two Low-Side switches. The High-Side driver switch is designed using STMicroelectronic's well known and proven proprietary VIPower ${ }^{\text {TM }}$ M0 technology that allows to efficiently integrate on the same die a true Power MOSFET with an intelligent signal/ protection circuitry.

Figure 1. Package


The Low-Side switches are vertical MOSFETs manufactured using STMicroelectronic's proprietary EHD ('STripFET'M') process. The three dice are assembled in MultiPowerSO-30 package on electrically isolated leadframes. This package, specifically designed for the harsh automotive environment offers improved thermal performance thanks to exposed die pads. Moreover, its fully symmetrical mechanical design allows superior manufacturability at board level. The input signals $I N_{A}$ and $I N_{B}$ can directly interface to the microcontroller to select the motor direction and the brake condition. The DIAG $/{ }_{A} / E_{A}$ or DIAG ${ }_{B} / E N_{B}$, when connected to an external pull-up resistor, enable one leg of the bridge. They also provide a feedback digital diagnostic signal. The normal condition operation is explained in the truth table on page 7. The CS pin allows to monitor the motor current by delivering a current proportional to its value. The PWM, up to 20 KHz , lets us to control the speed of the motor in all possible conditions. In all cases, a low level state on the PWM pin will turn off both the $L S_{A}$ and $L S_{B}$ switches. When PWM rises to a high level, $L^{\prime} S_{A}$ or $\mathrm{LS}_{\mathrm{B}}$ turn on again depending on the input pin state.

Table 2. Order Codes

| Package | Tube | Tape and Reel |
| :--- | :--- | :--- |
| MultiPowerSO-30 | VNH3ASP30-E | VNH3ASP30TR-E |

Figure 2. Block Diagram


Figure 3. Configuration Diagram (Top View)


Table 3. Pin Definitions And Functions

| Pin No | Symbol | Function |
| :---: | :---: | :---: |
| 1, 25, 30 | $\mathrm{OUT}_{\text {A, }}$ Heat Slug2 | Source of High-Side Switch A / Drain of Low-Side Switch A |
| 2,4,7,12,14,17, 22, 24,29 | NC | Not connected |
| 3, 13, 23 | VCC, Heat Slug1 | Drain of High-Side Switches and Power Supply Voltage |
| 6 | $\mathrm{EN}_{\mathrm{A}} / \mathrm{DIAG}_{\mathrm{A}}$ | Status of High-Side and Low-Side Switches A; Open Drain Output |
| 5 | $\mathrm{IN}_{\mathrm{A}}$ | Clockwise Input |
| 8 | PWM | PWM Input |
| 9 | CS | Output of Current sense |
| 11 | $\mathrm{IN}_{\mathrm{B}}$ | Counter Clockwise Input |
| 10 | $\mathrm{EN}_{\mathrm{B}} / \mathrm{DIAG}_{B}$ | Status of High-Side and Low-Side Switches B; Open Drain Output |
| 15, 16, 21 | $\mathrm{OUT}_{\mathrm{B},}$ Heat Slug3 | Source of High-Side Switch B / Drain of Low-Side Switch B |
| 26, 27, 28 | $\mathrm{GND}_{\mathrm{A}}$ | Source of Low-Side Switch A (*) |
| 18, 19, 20 | $\mathrm{GND}_{\mathrm{B}}$ | Source of Low-Side Switch B (*) |

Note: (*) $\mathrm{GND}_{\mathrm{A}}$ and $\mathrm{GND}_{\mathrm{B}}$ must be externally connected together.

## Table 4. Pin Functions Description

| Name | Description |
| :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Battery connection. |
| $\begin{aligned} & \mathrm{GND}_{\mathrm{A}} \\ & \mathrm{GND}_{\mathrm{B}} \end{aligned}$ | Power grounds, must always be externally connected together. |
| $\begin{aligned} & \mathrm{OUT}_{\mathrm{A}} \\ & \mathrm{OUT}_{\mathrm{B}} \end{aligned}$ | Power connections to the motor. |
| $\begin{aligned} & \mathrm{IN}_{\mathrm{A}} \\ & \mathrm{IN}_{\mathrm{B}} \end{aligned}$ | Voltage controlled input pins with hysteresis, CMOS compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to $\mathrm{V}_{\mathrm{cc}}$, Brake to GND, clockwise and counterclockwise). |
| PWM | Voltage controlled input pin with hysteresis, CMOS compatible.Gates of Low-Side FETS get modulated by the PWM signal during their ON phase allowing speed control of the motor |
| $\mathrm{EN}_{\mathrm{A}} / \mathrm{DIAG}_{\mathrm{A}}$ <br> $\mathrm{EN}_{\mathrm{B}} / \mathrm{DIAG}_{\mathrm{B}}$ | Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of a High-Side FET or excessive ON state voltage drop across a Low-Side FET), these pins are pulled low by the device (see truth table in fault condition). |
| CS | Analog current sense output. This output sources a current proportional to the motor current. The information can be read back as an analog voltage across an external resistor. |

Table 5. Block Descriptions (see Block Diagram)

| Name | Description |
| :--- | :--- |
| LOGIC CONTROL | Allows the turn-on and the turn-off of the High Side and the Low Side <br> switches according to the truth table. |
| OVERVOLTAGE + UNDERVOLTAGE | Shut-down the device outside the range [5.5V..16V] for the battery <br> voltage. |
| HIGH SIDE AND LOW SIDE CLAMP <br> VOLTAGE | Protect the High Side and the Low Side switches from the high voltage <br> on the battery line in all configuration for the motor. |
| HIGH SIDE AND LOW SIDE DRIVER | Drive the gate of the concerned switch to allow a proper RDS(on) for the <br> leg of the bridge. |
| LINEAR CURRENT LIMITER | Limits the motor current, by reducing the High Side Switch gate-source <br> voltage when short-circuit to ground occurs. |
| OVERTEMPERATURE PROTECTION | In case of short-circuit with the increase of the junction's temperature, <br> shuts-down the concerned High Side to prevent its degradation and to <br> protect the die. |
| FAULT DETECTION | Signalize an abnormal behavior of the switches in the half-bridge A or <br> B by pulling low the concerned ENx/DIAGx pin. |

## VNH3ASP30-E

Table 6. Absolute Maximum Rating

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | +41 | V |
| $I_{\text {max }}$ | Maximum Output Current (continuous) | 30 | A |
| IR | Reverse Output Current (continuous) | -30 | A |
| In | Input Current ( $\mathrm{IN}_{\mathrm{A}}$ and $\mathrm{IN} \mathrm{N}_{\mathrm{B}}$ pins) | +/-10 | mA |
| IEN | Enable Input Current (DIAGA/EN ${ }_{\text {A }}$ and DIAGB/EN ${ }_{\text {B }}$ pins) | +/-10 | mA |
| $\mathrm{l}_{\text {pw }}$ | PWM Input Current | +/-10 | mA |
| $\mathrm{V}_{\mathrm{CS}}$ | Current Sense Maximum Voltage | -3/+15 | V |
| $V_{\text {ESd }}$ | Electrostatic Discharge ( $\mathrm{R}=1.5 \mathrm{k} \Omega, \mathrm{C}=100 \mathrm{pF}$ ) <br> - CS pin <br> - logic pins <br> - output pins: OUT $_{\mathrm{A}}$, OUT $_{\mathrm{B}}, \mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & 2 \\ & 4 \\ & 5 \end{aligned}$ | kV kV kV |
| $\mathrm{T}_{\mathrm{j}}$ | Junction Operating Temperature | Internally Limited | ${ }^{\circ} \mathrm{C}$ |
| Tc | Case Operating Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

Figure 4. Current and Voltage Conventions


Table 7. Thermal Data

| Symbol | Parameter | Value | Unit |  |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{R}_{\text {thj-case }}$ | Thermal resistance junction-case (Per leg) | $(\mathrm{MAX})$ | 1.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {thj }}$-amb $\left(^{*}\right)$ | Thermal resistance junction-ambient | (MAX) | 20 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note: (*) When mounted using the recommended pad size on FR-4 board (see MultiPowerSO-30 Mechanical data).

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=9 \mathrm{~V}$ up to $16 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{j}<150^{\circ} \mathrm{C}$; unless otherwise specified)

Table 8. Power

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating supply voltage |  | 5.5 |  | 16 | V |
| Is | Supply Current | Off state: $\begin{aligned} & I N_{A}=\mathrm{IN}_{\mathrm{B}}=\mathrm{PWM}=0 ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{V}_{\mathrm{CC}}=13 \mathrm{~V} \\ & \mathrm{IN}_{\mathrm{A}}=\mathrm{IN}_{\mathrm{B}}=\mathrm{PWM}=0 \end{aligned}$ |  | 12 | $\begin{gathered} 30 \\ \text { TBD } \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  |  | On state: <br> $\mathrm{IN}_{\mathrm{A}}$ or $\mathrm{IN}_{\mathrm{B}}=5 \mathrm{~V}$, no PWM <br> $1 N_{A}$ or $I N_{B}=5 \mathrm{~V}$; PWM $=20 \mathrm{kHz}$ |  |  | $\begin{gathered} 10 \\ \text { TBD } \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Ronhs | Static High-Side resistance | $\begin{aligned} & \text { IOUT }=12 \mathrm{~A} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \text { lout }=12 \mathrm{~A} ; \mathrm{T}_{\mathrm{j}}=-40 \text { to } 150^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 30 \\ & 60 \end{aligned}$ | $\begin{aligned} & \mathrm{m} \Omega \\ & \mathrm{~m} \Omega \end{aligned}$ |
| Ronls | Static Low-Side resistance | $\begin{aligned} & \text { lout }=12 \mathrm{~A} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \text { lout }=12 \mathrm{~A} ; \mathrm{T}_{\mathrm{j}}=-40 \text { to } 150^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 12 \\ & 24 \end{aligned}$ | $\begin{aligned} & \mathrm{m} \Omega \\ & \mathrm{~m} \Omega \end{aligned}$ |
| $V_{f}$ | High Side Free-wheeling Diode Forward Voltage | $\mathrm{l}_{\mathrm{f}}=12 \mathrm{~A}$ |  | 0.8 | 1.1 | V |
| $\mathrm{I}_{\mathrm{L} \text { (off) }}$ | High Side Off State Output Current (per channel) | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\text {OUTX }}=\mathrm{EN} \mathrm{X}=0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=13 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C} ; \mathrm{V}_{\text {OUTX }}=\mathrm{EN}=0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CC}}=13 \mathrm{~V} \end{aligned}$ |  |  | 3 5 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| IRM | Dynamic Cross-conduction Current | lout=12A (see fig. 9) |  | 1.7 |  | A |

Table 9. Logic Inputs $\left(\mathrm{IN}_{\mathrm{A}}, \mathrm{IN}_{\mathrm{B}}, \mathrm{EN}_{\mathrm{A}}, \mathrm{EN}_{\mathrm{B}}\right)$

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level Voltage | Normal operation (DIAGX/ENX <br> pin acts as an input pin) |  |  | 1.25 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Level Voltage | Normal operation (DIAGX/ENX <br> pin acts as an input pin) | 3.25 |  |  | V |
| $\mathrm{~V}_{\text {IHYST }}$ | Input Hysteresis Voltage | Normal operation (DIAGX/ENX <br> pin acts as an input pin) | 0.5 |  |  | V |
| $\mathrm{~V}_{\text {ICL }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{IN}}=1 \mathrm{~mA}$ <br> $\mathrm{I}_{\mathrm{IN}}=-1 \mathrm{~mA}$ | 5.5 | 6.3 | 7.5 | V |
| $\mathrm{I}_{\mathrm{INL}}$ | Input Current | $\mathrm{V}_{\text {IN }}=1.25 \mathrm{~V}$ | -1.0 | -0.7 | -0.3 | V |
| $\mathrm{I}_{\mathrm{INH}}$ | Input Current | $\mathrm{V}_{\text {IN }}=3.25 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {DIAG }}$ | Enable Output Low Level <br> Voltage | Fault operation (DIAGX/ENX <br> acts as an output pin); $I_{E N}=1 \mathrm{~mA}$ |  |  | 10 | $\mu \mathrm{~A}$ |

## VNH3ASP30-E

ELECTRICAL CHARACTERISTICS (continued)
Table 10. PWM

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{pwl}}$ | PWM Low Level Voltage |  |  |  | 1.25 | V |
| $\mathrm{I}_{\mathrm{pwl}}$ | PWM Pin Current | $\mathrm{V}_{\mathrm{pw}}=1.25 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{pwh}}$ | PWM High Level Voltage |  | 3.25 |  |  | V |
| $\mathrm{I}_{\mathrm{pwh}}$ | PWM Pin Current | $\mathrm{V}_{\mathrm{pw}}=3.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {pwhhyst }}$ | PWM Hysteresis Voltage |  | 0.5 |  |  | V |
| $\mathrm{~V}_{\text {pwcl }}$ | PWM Clamp Voltage | $\mathrm{I}_{\mathrm{pw}}=1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | $\mathrm{~V}_{\mathrm{CC}}+0.7$ | $\mathrm{~V}_{\mathrm{CC}}+1.0$ | V |
|  |  | $\mathrm{I}_{\mathrm{pw}}=-1 \mathrm{~mA}$ | -6.0 | -4.5 | -3.0 | V |
| $\mathrm{C}_{\text {INPWM }}$ | PWM Pin Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ |  |  | 25 | pF |

Table 11. Switching ( $\mathrm{V}_{\mathrm{CC}}=13 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=1 \Omega$ )

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f | PWM Frequency |  | 0 |  | 20 | kHz |
| $\mathrm{t}_{\mathrm{d} \text { (on) }}$ | Turn-on Delay Time | Input rise time < $1 \mu \mathrm{~s}$ (see fig. 8) |  |  | 250 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | Turn-off Delay Time | Input rise time < $1 \mu \mathrm{~s}$ (see fig. 8) |  |  | 250 | $\mu \mathrm{s}$ |
| $\mathrm{tr}_{r}$ | Rise Time | (see fig. 7) |  | 1 | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | (see fig. 7) |  | 1 | 2 | $\mu \mathrm{s}$ |
| tdel | Delay Time During Change of Operating Mode | (see fig. 6) | 300 | 600 | 1800 | $\mu \mathrm{S}$ |
| trr | High Side Free Wheeling <br> Diode Reverse Recovery Time | (see fig. 9) |  | 110 |  | ns |

Table 12. Protection And Diagnostic

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| V USD | Undervoltage Shut-down <br> Undervoltage Reset |  |  | 4.7 | 5.5 | V |
| V OV | Overvoltage Shut-down |  | 16 | 19 | 22 | V |
| ILIM | High-Side Current Limitation |  | 30 | 45 | 60 | A |
| $\mathrm{~V}_{\text {CLP }}$ | Total Clamp Voltage <br> $\left(V_{\text {CC }}\right.$ to GND $)$ | IOUT=12A | 43 | 48 | 54 | V |
| TTSD | Thermal Shut-down <br> Temperature | $\mathrm{V}_{\text {IN }}=3.25 \mathrm{~V}$ | 150 | 175 | 200 | ${ }^{\circ} \mathrm{C}$ |
| TTR | Thermal Reset Temperature |  | 135 |  |  | ${ }^{\circ} \mathrm{C}$ |
| THYST | Thermal Hysteresis |  | 7 | 15 |  | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS (continued)
Table 13. Current Sense ( $9 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<16 \mathrm{~V}$ )

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{K}_{1}$ | lout/Isense | $\begin{aligned} & \text { lout=30A; } \text { RSENSE }=700 \Omega \\ & \mathrm{~T}_{\mathrm{j}}=-40 \text { to } 150^{\circ} \mathrm{C} \end{aligned}$ | 4000 | 4700 | 5400 |  |
| $\mathrm{K}_{2}$ | lout/Isense | $\begin{aligned} & \text { lout }=8 \mathrm{~A} ; \text { RSENSE }=700 \Omega \\ & \mathrm{~T}_{\mathrm{j}}=-40 \text { to } 150^{\circ} \mathrm{C} \end{aligned}$ | 3750 | 4700 | 5650 |  |
| $\mathrm{dK}_{1} / \mathrm{K}_{1}\left({ }^{*}\right)$ | Analog sense current drift | $\begin{aligned} & \text { lout }=30 \mathrm{~A} ; \text { RSENSE }=700 \Omega \\ & \mathrm{~T}_{\mathrm{j}}=-40 \text { to } 150^{\circ} \mathrm{C} \end{aligned}$ | -8 |  | +8 | \% |
| $\mathrm{dK} 2 / \mathrm{K}_{2}\left({ }^{*}\right)$ | Analog sense current drift | $\begin{aligned} & \text { lout >8A; R RENSE }=700 \Omega \\ & \mathrm{~T}_{\mathrm{j}}=-40 \text { to } 150^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | -10 |  | +10 | \% |
| Isenseo | Analog Sense Leakage Current | $\begin{aligned} & \text { lout }=0 \mathrm{~A} ; \mathrm{V}_{\text {SENSE }}=0 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{j}}=-40 \text { to } 150^{\circ} \mathrm{C} \end{aligned}$ | 0 |  | 70 | $\mu \mathrm{A}$ |

Note:(*) Analog sense current drift is deviation of factor K for a given device over ( $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ and $9 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<16 \mathrm{~V}$ ) with respect to it's value measured at $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=13 \mathrm{~V}$.

## WAVEFORMS AND TRUTH TABLE

Table 14. Truth Table In Normal Operating Conditions

In normal operating conditions the DIAGx/ENX pin is considered as an input pin by the device. This pin must be externally pulled high.

PWM pin usage:
In all cases, a " 0 " on the PWM pin will turn-off both $L_{A}$ and $L S_{B}$ switches. When PWM rises back to " 1 ", $L S_{A}$ or $\mathrm{LS}_{\mathrm{B}}$ turn on again depending on the input pin state.

| $\mathbf{I N}$ | $\mathbf{I N}_{\mathbf{A}}$ | DIAG $_{\mathbf{A}} /$ EN $_{\mathbf{A}}$ | DIAG $_{\mathbf{B}} / \mathbf{E N}_{\mathbf{B}}$ | $\mathbf{O U T}_{\mathbf{A}}$ | $\mathbf{O U T}_{\mathbf{B}}$ | CS | Operating mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | 1 | 1 | H | H | High Imp. | Brake to $\mathrm{V}_{\mathrm{CC}}$ |
| 1 | 0 | 1 | 1 | H | L | ISENSE=IOUT/K | Clockwise (CW) |
| 0 | 1 | 1 | 1 | L | H | I $_{\text {SENSE=IOUT/K }}$ | Counterclockwise <br> (CCW) |
| 0 | 0 | 1 | 1 | L | L | High Imp. | Brake to GND |

Figure 5. Typical Application Circuit For Dc To 20KHz PWM Operation


Table 15. Truth Table In Fault Conditions (detected on $\mathrm{OUT}_{\mathrm{A}}$ )

| $\mathbf{I N}_{\mathbf{A}}$ | $\mathbf{I N}_{\mathbf{B}}$ | DIAG $_{\mathbf{A}} /$ EN $_{\mathbf{A}}$ | DIAG $_{\mathbf{B}} / \mathbf{E N}_{\mathbf{B}}$ | OUT $_{\mathbf{A}}$ | OUT $_{\mathbf{B}}$ | CS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | OPEN | H | High Imp. |
| 1 | 0 | 0 | 1 | OPEN | L | High Imp. |
| 0 | 1 | 0 | 1 | OPEN | H | louts/K |
| 0 | 0 | 0 | 1 | OPEN | L | High Imp. |
| X | X | 0 | 0 | OPEN | OPEN | High Imp. |
| X | 1 | 0 | 1 | OPEN | H | loutb/K |
| X | 0 | 0 | 1 | OPEN | L | High Imp. |

Table 16. Electrical Transient Requirements

| ISO T/R <br> $\mathbf{7 6 3 7 / \mathbf { 1 }}$ <br> Test Pulse | Test Level <br> I | Test Level <br> II | Test Level <br> III | Test Level <br> IV | Test Levels <br> Delays and Impedance |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | -25 V | -50 V | -75 V | -100 V | $2 \mathrm{~ms}, 10 \Omega$ |
| 2 | +25 V | +50 V | +75 V | +100 V | $0.2 \mathrm{~ms}, 10 \Omega$ |
| 3 a | -25 V | -50 V | -100 V | -150 V | $0.1 \mu \mathrm{~s}, 50 \Omega$ |
| 3 b | +25 V | +50 V | +75 V | +100 V | $0.1 \mu \mathrm{~s}, 50 \Omega$ |
| 4 | -4 V | -5 V | -6 V | -7 V | $100 \mathrm{~ms}, 0.01 \Omega$ |
| 5 | +26.5 V | +46.5 V | +66.5 V | +86.5 V | $400 \mathrm{~ms}, 2 \Omega$ |


| ISO T/R <br> $\mathbf{7 6 3 7 / \mathbf { 1 }}$ <br> Test Pulse | Test Levels Result <br> I | Test Levels Result <br> II | Test Levels Result <br> III | Test Levels Result <br> IV |
| :---: | :---: | :---: | :---: | :---: |
| 1 | C | C | C | C |
| 2 | C | C | C | C |
| 3 C | C | C | C | C |
| 3 C | C | C | C | C |
| 4 | C | C | C | C |
| 5 | C | E | E | E |


| Class | Contents |
| :---: | :--- |
| C | All functions of the device are performed as designed after exposure to disturbance. |
| E | One or more functions of the device are not performed as designed after exposure to disturbance <br> and cannot be returned to proper operation without replacing the device. |

## Reverse Battery Protection

Three possible solutions can be thought of:
a) a Schottky diode D connected to $V_{C C}$ pin
b) a N-channel MOSFET connected to the GND pin (see Typical Application Circuit on fig. 5)
c) a P-channel MOSFET connected to the $\mathrm{V}_{\mathrm{CC}}$ pin.

The device sustains no more than -30A in reverse battery conditions because of the two Body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH3ASP30 will be pulled down to the $\mathrm{V}_{\mathrm{Cc}}$ line (approximately -1.5 V ). Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If I Imax is the maximum target reverse current through $\mu \mathrm{C}$ I/Os, series resistor is:

$$
\mathrm{R}=\frac{\mathrm{V}_{\mathrm{IOs}}-\mathrm{V}_{\mathrm{CC}}}{\mathrm{I}_{\mathrm{Rmax}}}
$$

Figure 6. Definition Of The Delay Times Measurement


Figure 7. Definition Of The Low Side Switching Times


Figure 8. Definition Of The High Side Switching Times


Figure 9. Definition Of Dynamic Cross Conduction Current During A PWM Operation


Figure 10. Waveforms in full bridge operation


Figure 11. Waveforms In Full Bridge Operation (continued)
$\mathrm{OUT}_{\mathrm{A}}$ shorted to $\mathrm{V}_{\mathrm{CC}}$ and undervoltage shutdown


Figure 12. Half-bridge Configuration
The VNH3ASP30-E can be used as a high power half-bridge driver achieving an ON resistance per leg of $22.5 \mathrm{~m} \Omega$. Suggested configuration is the following:


Figure 13. Multi-motors Configuration
The VNH3ASP30-E can easily be designed in multi-motors driving applications such as seat positioning systems where only one motor must be driven at a time. DIAGx/ENx pins allow to put unused half-bridges in high impedance. Suggested configuration is the following:


## PACKAGE MECHANICAL

Table 17. MultiPowerSO-30 Mechanical Data

| Symbol | millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ | Max. |
| A |  |  | 2.35 |
| A2 | 1.85 |  | 2.25 |
| A3 | 0 |  | 0.1 |
| B | 0.42 |  | 0.58 |
| C | 0.23 | 17.2 | 0.32 |
| D | 17.1 |  | 17.3 |
| E | 18.85 | 16 | 19.15 |
| E1 | 15.9 |  | 16.1 |
| e |  |  | 6.05 |
| F1 | 5.55 |  | 5.1 |
| F2 | 4.6 |  | 10.1 |
| F3 | 9.6 |  | 1.15 |
| L | 0.8 |  | 10 deg |
| N |  |  | 7 deg |
| S | 0 deg |  |  |

Figure 14. MultiPowerSO-30 Package Dimensions


Figure 15. MultiPowerSO-30 Suggested Pad Layout


## REVISION HISTORY

| Date | Revision |  |
| :---: | :---: | :--- |
| Sep. 2004 | 1 | - First issue. |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## www.st.com

