

Overview

The SM5903CF is a compression and non compression type anti-shock memory controller LSI for compact disc players. The compression level can

be set in 4 levels, and external memory can be selected from 4 options (1M, 4M, $4M \times 2$, 16M). It operates from a 4.5 to 5.5 V supply voltage range.

Features

- 2-channel processing
- Serial data input
- · 2s complement, 16-bit/MSB first, rear-packed format
- Wide capture function (until triple speed available)
- System clock input
- · 384fs (16.9344 MHz)
- Anti-shock memory controller
- · ADPCM compression method

1M DRAM (256k × 4 bits ×1)

- 4-level compression mode selectable
 4-bit compression mode 2.78 s/Mbit
 5-bit compression mode 2.22 s/Mbit
 6-bit compression mode 1.85 s/Mbit
 Full-bit non compression mode 0.74 s/Mbit
- 4 external DRAM configurations selectable
 16M DRAM (4M × 4 bits ×1,refresh cycle
 2048 cycle)
 4M DRAM (1M × 4 bits ×1 or ×2)



- Microcontroller interface

· Serial command write and state read-out

·Data residual quantity detector:

15-bit operation,/16-bit output

Forced mute

Extension I/O

Microcontroller interface for external control using 5/extension I/O pins

+4.5 to +5.5 V operating voltage range

Schmidt inputs

All input pins (including I/O pins) except CLK (system clock)


- Reset signal noise elimination

Approximately 3.8 μs or longer (65 system clock pulses) continuous LOW-level reset

- 44-pin QFP package (0.8 mm pin pitch)

Package dimensions (Unit: mm)

44-pin QFP



SM5903CF

Pin description

| 13 YSCK I Audio serial input bit clock 14 ZSCK O Audio serial cutput bit clock 15 ZLRCK O Audio serial cutput bit clock 16 ZSRDATA O Audio serial cutput data 17 YFLAG I Signal processor IC RAM overflow flag 18 YFCLK I Crystal controlled trave clock 19 YBLKCK I Stbcode block clock signal 20 NRESET I System reset pin Reset 21 ZSENSE O Microcontroller interface status output 22 VDD1 VDD supply pin 23 YDMUTE I Forced mute pin Mute 24 YMLD I Microcontroller interface serial data 26 YMCLR A Mirrocontroller interface serial data 26 YMCLR A Mirrocontroller interface shift clock 27 Arro O DRAM address 10 0 DRAM data input/output 2 30 D3 L/O DRAM data input/output 3 31 D0 L/O DRAM data input/output 1 32 DRAM WE control 33 NWE O DRAM WE control 34 NRAS O DRAM WE control 35 A9 O DRAM address 9 36 A8 O DRAM address 8 37 Ar O DRAM address 8 37 Ar O DRAM address 8 | Pin number | Pine name | I/O | Function | Set | ting |
|--|------------|-----------|------------|---|--------------|---------------|
| 2 | | | | | Н | L |
| 3 | 1 | VDD2 | - | VDD supply pin | ^ | |
| 4 | 2 | UC1 | Ip/O | Microcontroller interface extension I/O 1 | | |
| 5 | 3 | UC2 | Ip/O | Microcontroller interface extension I/O 2 | | |
| 6 | 4 | UC3 | Ip/O | Microcontroller interface extension I/O 3 | | |
| 7 | 5 | UC4 | Ip/O | Microcontroller interface extension I/O | | |
| Section Sect | 6 | UC5 | Ip/O | Microcontroller interface extension I/Q 5 | | |
| 9 | 7 | N.C | - | | | |
| 10 | 8 | NTEST | Ip | Test pin | | Test |
| 11 YSRDATA I Audio serial input data 12 YLRCK I Audio serial input LR clock 13 YSCK I Audio serial input bit clock 14 ZSCK O Audio serial output LR clock 15 ZLRCK O Audio serial output LR clock 16 ZSRDATA O Audio serial output LR clock 17 YFLAG I Signal processor. IC RAM overflow flag Overflo 18 YFCLK I Crystal-controlled frame clock 19 YBLKCK I Sübcode block clock signal 20 NRESET I System reser pin Reset 21 ZSENSE O Microcontrolled interface status output 22 VDD1 - VDD supply pin 23 YDMUTE I Forced mute pin Mute 24 YMLD I Microcontroller interface serial data 26 YMCLR A Microcontroller interface serial data 26 YMCLR A Microcontroller interface serial data 27 Ario O DRAM address 10 28 NCAS O DRAM CAS control 29 D2 I/O DRAM data input/output 2 30 D3 I/O DRAM data input/output 2 31 DQ I/O DRAM data input/output 1 33 NWE O DRAM RAS control 34 NRAS O DRAM RAS control 35 A9 O DRAM address 9 36 A8 O DRAM address 9 37 Ario O DRAM address 9 38 DRAM address 9 36 A8 O DRAM address 9 37 DRAM address 9 38 DRAM address 9 36 A8 O DRAM address 8 37 Ario O DRAM address 8 | 9 | CLK | I | 16.9344 MHz clock input | 7 | |
| 12 YLRCK I Audio serial input LR clock | 10 | VSS | - | Ground | | |
| 13 | 11 | YSRDATA | I | Audio serial input data | | |
| 14 | 12 | YLRCK | I | Audio serial input LR clock | Left channel | Right channel |
| 15 | 13 | YSCK | I | Audio seria/imput bit clock | | |
| 16 | 14 | ZSCK | О | Audio serial output bit clock | | |
| 17 | 15 | ZLRCK | О | Audio serial output LR clock | Left channel | Right channel |
| 18 | 16 | ZSRDATA | О | Audio serial output data | | |
| 19 | 17 | YFLAG | I | Signal processor IC RAM overflow flag | | Overflow |
| 20 | 18 | YFCLK | I | Crystal-controlled frame clock | | |
| 21 ZSENSE O Microcontroller interface status output 22 VDD1 - VDD supply pin 23 YDMUTE I Forced mute pin Mute 24 YMLD I Microcontroller interface latch clock 25 YMDATA I Microcontroller interface serial data 26 YMC/IK I Microcontroller interface serial data 27 AtO O DRAM address 10 (NCAS2) O DRAM CAS control (with 2 DRAMs) 28 NCAS O DRAM CAS control 29 D2 I/O DRAM data input/output 2 30 D3 I/O DRAM data input/output 3 31 D0 I/O DRAM data input/output 1 32 DT I/O DRAM data input/output 1 33 NWE O DRAM WE control 34 NRAS O DRAM RAS control 35 A9 O DRAM address 9 36 A8 O DRAM address 7 | 19 | YBLKCK | I | | | |
| VDD VDD | 20 | NRESET | I | System reset pin | | Reset |
| VDD VDD | 21 | ZSENSE | О | Microcontroller interface status output | | |
| 23 | 22 | VDD1 | - | | | |
| 25 | 23 | YDMUTE | I | | Mute | |
| 26 YMCLK I Microcontroller interface shift clock 27 AYO O DRAM address 10 (NCAS2) O DRAM2 CAS control (with 2 DRAMs) 28 NCAS O DRAM CAS control 29 D2 I/O DRAM data input/output 2 30 D3 I/O DRAM data input/output 3 31 D0 I/O DRAM data input/output 0 32 D1 I/O DRAM data input/output 1 33 NWE O DRAM WE control 34 NRAS O DRAM RAS control 35 A9 O DRAM address 9 36 A8 O DRAM address 7 | 24 | YMLD | I | Microcontroller interface latch clock | | |
| DRAM address 10 | 25 | YMDATA |) <u> </u> | Microcontroller interface serial data | | |
| (NCAS2) | 26 | YMÇLR | (A) | Microcontroller interface shift clock | | |
| DRAM CAS DRAM CAS control | 27 | AYO | 0 | DRAM address 10 | | |
| DRAM data input/output 2 DRAM data input/output 3 DRAM data input/output 3 DRAM data input/output 0 DRAM data input/output 0 DRAM data input/output 1 DRAM data input/output 1 DRAM WE control DRAM WE control DRAM RAS control DRAM RAS control DRAM address 9 DRAM address 8 DRAM address 7 DRAM address 8 DRAM address 7 DRAM address 8 DRAM address 7 DRAM address 7 DRAM address 8 DRAM address 7 DRAM address 7 DRAM address 8 DRAM address 7 DRAM address 8 DRAM address 7 DRAM address 8 DRAM address 7 DRAM address 9 DRAM address | | (NCAS2) | 0 | DRAM2 CAS control (with 2 DRAMs) | | |
| 30 | 28 | NCAS | Q | DRAM CAS control | | |
| DRAM data input/output 3 | 29 | D2 | ∑I/O | DRAM data input/output 2 | | |
| 32 D1 I/O DRAM data input/output 1 33 NWE O DRAM WE control 34 NRAS O DRAM RAS control 35 A9 O DRAM address 9 36 A8 O DRAM address 8 37 AY O DRAM address 7 | 30 | D3 \ | I/O\\ | | | |
| 33 | 31 | DQ\ | I/O) | DRAM data input/output 0 | | |
| 34 NRAS O DRAM RAS control 35 A9 O DRAM address 9 36 A8 O DRAM address 8 37 AX O DRAM address 7 | 32 | (D) | <u>I/O</u> | DRAM data input/output 1 | | |
| 35 A9 O DRAM address 9 36 A8 O DRAM address 8 37 A7 O DRAM address 7 | 33 | NWE | 0 | | | |
| 36 A8 O DRAM address 8 37 A7 O DRAM address 7 | 34 | NRAS | 0 | DRAM RAS control | | |
| O DRAM address 7 | 35 | A9 / | О | DRAM address 9 | | |
| | 36 ((| A8 \ | О | DRAM address 8 | | |
| 38 AB O DRAM address B | 37/~ | ΑX | О | DRAM address 7 | | |
| Ditail addies 0 | 38 | A6 | О | DRAM address 6 | | |
| 39 A5 O DRAM address 5 | 39 | A5 | О | DRAM address 5 | | |
| 40 A4 O DRAM address 4 | 40 | AL Y | О | DRAM address 4 | | |
| 41 A0 O DRAM address 0 | 41 | | О | DRAM address 0 | | |
| 42 A1 O DRAM address 1 | | | | | | |
| 43 A2 O DRAM address 2 | | | | | | |
| 44 A3 O DRAM address 3 | | | О | | | |

 $Ip: Input\ pin\ with\ pull-up\ resistor \qquad Ip/O: Input/Output\ pin\ (With\ pull-up\ resistor\ when\ a\ input\ mode)$

Absolute maximum ratings

(Vss = 0V, VDD1, VDD2 pin voltage = VDD)

| Parameter | Symbol | Rating | Unit |
|-----------------------|--------------|--------------------------|------|
| Supply voltage | Vdd | - 0.3 to 7.0 | V |
| Input voltage | Vı | Vss - 0.3 to $Vdd + 0.3$ | V |
| Storage temperature | Tstg | - 55 to 125 | °C |
| Power dissipation | PD | 350 | mW |
| Soldering temperature | Tsld | 255 | °C |
| Soldering time | t sld | 10 | sec |



Values also apply for supply inrush and switch-off.



Recommended operating conditions

(Vss = 0V, VDD1, VDD2 pin voltage = VDD)

| Parameter | Symbol | Rating | Unit |
|-----------------------|-------------------|------------|------|
| Supply voltage | V_{DD} | 4.5 to 5.5 | v V |
| Operating temperature | Topr | - 40 to 85 | .0 |

DC characteristics

Standard voltage: (VDD1 = VDD2 = 4.5 to 5.5 V, VSS \neq 0 V, Ta = -40 to 85 °C

| Parameter | Pin | Sym | bol | Condition | | Rating | | Unit |
|-----------------------|--|---------|-----------------------|---------------------------------|-----------|--------|--------|------------------|
| | | | \setminus \bigvee | | Min | Тур | Max | |
| Current consumption | VDD / | (I | | (*A)SHPRF ON | | 13.5 | 25.0 | mA |
| | | | \/ | (*A)Through mode | | 5.0 | 7.5 | mA |
| Input voltage | CLK | H level | V_{IH1} | | 0.7Vdd | | | V |
| | | L level | V _{IL1} | | | | 0.3Vdd | V |
| | | | VINAC | AC coupling | 1.0 | | | V _{P-P} |
| | (*2,3,4) | H Jeyel | V _{IH2} | | 0.7Vdd | | | V |
| \mathcal{M} | | Llevel | V _{IL2} | | | | 0.3Vdd | V |
| | (*5) | H level | V _{IH3} | | 0.6Vdd | | | V |
| | | L level | V _{IL3} | | | | 0.2Vdd | V |
| Output voltage | (*4,6) | H level | Voh1 | Iон = - 0.5 mA | Vdd - 0.4 | | | V |
| | | L level | Voli | IOL = 0.5 mA | | | 0.4 | V |
| | (*5,7) | H level | Voh2 | Iон = - 0.5 mA | Vdd - 0.4 | | | V |
| | | L level | Vol2 | IOL = 0.5 mA | | | 0.4 | V |
| Input current | CLK | III | H1 | $V_{\text{IN}} = V_{\text{DD}}$ | 5 | 15 | 115 | μΑ |
| | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | In | .1 | $V_{\text{IN}} = 0V$ | 5 | 15 | 115 | μΑ |
| | (*3,4) | III | .2 | $V_{IN} = 0V$ | 1 | 2.5 | 15 | μΑ |
| Input leakage current | (*2,3,4,5) | IL | Н | $V_{\rm IN} = V_{\rm DD}$ | | | 1.0 | μΑ |
| | (*2,5) | II | L | $V_{\text{IN}} = 0V$ | | | 1.0 | μΑ |

(*A) VDD1 = VDD2 = 5 V, CLK input frequency fxTI= 384fs = 16.9344 MHz, all outputs unloaded,

SHPRF: Shock-proof,

typical values are for VDD1 = VDD2 = 5 V.

SM5903CF

<Pin summary>

| (*1) | Pin function | Clock input pin (AC input) |
|------|--------------|--|
| | Pin name | CLK |
| (*2) | Pin function | Schmitt input pins |
| | Pin name | YSRDATA, YLRCK, YSCK, YFLAG, YFCLK, NRESET, |
| | | YBLKCK, YDMUTE, YMLD, YMDATA, YMCLK |
| (*3) | Pin function | Schmitt input pin with pull-up |
| | Pin name | NTEST |
| (*4) | Pin function | I/O pins (Schmitt input with pull-up in upput state) |
| | Pin name | UC1, UC2, UC3, UC4, VC5 |
| (*5) | Pin function | I/O pins (Schmitt input in input state) |
| | Pin name | D0, D1, D2, D3 |
| (*6) | Pin function | Outputs |
| | Pin name | ZSCK, ZLRCK, ZSRDATA, ZSENSE |
| (*7) | Pin function | Qutputs |
| | Pin name | NCAS, NWE, NRAS, A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10 |
| | | |

AC characteristics


Standard voltage: VDD1 = VDD2 = 4.5 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C

(*) Typical values are for fs = 44.1 kHz

System clock (CLK pin)

| | | | / | | \ | |
|-------------------------------|--------|--------------|----------------------------|--------|-----|------|
| Parameter | Symbol | Condition | | Rating | 4 | Unit |
| | | System clock | Min | Typ | Max | |
| Clock pulsewidth (HIGH level) | tсwн | | /26 | 29.5 | 125 | ns |
| Clock pulsewidth (LOW level) | tcwl | | \(\sigma 26 \) | 29.5 | 125 | ns |
| Clock pulse cycle | tcy | 384fs | 58 | 597 | 250 | ns |


System clock input



Serial input (YSRDATA, YLRCK, YSCK pins)

| Parameter | Symbol | | Rating | | Unit | Condition |
|--------------------------------------|-----------------|---------|--------|-----|------|-------------------|
| | | ∠ Min ∨ | Тур | Max | | |
| YSCK pulsewidth (HIGH level) | t BCWH | 75) | | | ns | |
| YSCK pulsewidth (LOW level) | t BCWL | 75 | | | ns | |
| YSCK pulse cycle | t BCY | → 150 | | | ns | |
| YSRDATA setap time | tos | 50 | | | ns | |
| YSRDATA foold time | t _{DH} | 50 | | | ns | |
| Last YSCK rising edge to YLRCK edge | t _{By} | 50 | | | ns | |
| YLRCK edge to first YSCK rising edge | t LB | 50 | | | ns | |
| | | 0 | | 3fs | | Memory system ON |
| YLRCK pulse frequency | ľ | | | | | (MSON=H) |
| See note below. | | fs | | fs | | Memory system OFF |
| | | | | | | (MSON=L) |

Note. When the memory system is OFF (through mode), the input data rate is synchronized to the system clock input (384fs), so input data needs to be at 1/384 of this frequency. But, this IC can tolerate a certain amount of jitter. For details, refer to Through-mode




Microcontroller interface (YMCLK, YMDATA, YMLD, ZSENSE pins)

| Min 30 + 2tcy 30 + 2tcy 30 + tcy | Typ | 10 10 100 + | ns n |
|---|---------------------------------------|---|--|
| 30 + 2tcy 30 + tcy 30 + tcy 30 + tcy 30 + tcy 30 + tcy | | 10 | ns n |
| 30 + tcy 30 + tcy 30 + 2tcy 30 + tcy 30 + tcy | | 10 | ns n |
| 30 + tcy 30 + 2tcy 30 + tcy 30 + tcy | | 10 | ns n |
| 30 + 2tcy 30 + tcy 30 + tcy | | 10 | ns n |
| 30 + tcy 30 + tcy | | 10 | ns n |
| 30 + tcy | | 10 | 0 us 0 us 0 ns 3tcy ns 0.5V _E |
| H | | 10 | 0 ns 0 ns 3tcy ns 0.5V _E |
| | | 10 | 0 ns 3tcv ns 0.5Vr 0.5Vr |
| | | \sim | 3tcy ns 0.5V _D 0.5V _D |
| | | 100+ | 0.5V _E |
| | | | 0.5V _D |
| | | | 0.5V _E |
| | | | 0.5V _E |
| | · · · · · · · · · · · · · · · · · · · | | 0.5V _E |
| | | | 0.5V _E |
| | | | 0.5V _D |
| | | | |
| | | | |
| | | | |
| | | | 0.517 |
| _ | | | 0.51 |
| | | _ : _ : _ ` : _ ` / - | |
| - 1 - 1 - 1 - | | | 0.5V _D |
| • | | | |
| | | | |
| | | t_r | |
| | | 0.7 | V _{DD} |
| | - · — · — · — · | 0.3 V DD | $0.5V_{\rm D}$ |
| | | | |
| | | | |
| | | | |
| . 1 | | | T |
| l | Rating | | Unit |
| Min | Тур | Max | 4 0: : |
| 0 | | | tcy (Note) |
| | | | tcy (Note) |
| 64 | | | |
| 64 | | | |
| 64 | | | |
| 64 | | | |
| 64 | | | |
| 64 | | | |
| | 64 | 64 | 64 |

Serial output (ZSRDATA, ZLRCK, ZSCK pins)

| Parameter | Symbol | Condition | | Rating | | Unit |
|-------------------------------------|---------------|------------|-----|--------|------------------|------|
| | | | Min | Тур | _∧ Max | |
| ZSCK pulsewidth | tscow | 15 pF load | | 1/96fs | | |
| ZSCK pulse cycle | t scoy | 15 pF load | | 1/48fs | | |
| ZSRDATA and ZLRCK output delay time | t dhl | 15 pF load | 0 | | _60\ | ns |
| | tdlh | 15 pF load | 0 |) | 60 | ns |




DRAM access timing (NRAS, NCAS, NCAS2, NWE, A0 to A10, D0 to D3)


| Paramete | er | Symbol | C | ondition | / | Rating | | Unit |
|---|------------------|------------------|---------------------------------|-------------------|-----|--------|------|-------------|
| | | | | | Min | Тур | Max | |
| NRAS pulses | width | trasl (| 15 | pF load | | 5 | | tcy(note) |
| | | trash | 1! | pF load | 3 | | | tcy |
| NRAS falling edge to NCAS falling edge | | t _{Reb} | 15 | 5 pF load | | 2 | | t cy |
| NCAS pulsewidth | | t CASH | 1: | pp load | 5 | | | t cy |
| | | t CASI. | 1): | pF load | | 3 | | t cy |
| NRAS | Setup time | trads | <u></u> | 5 pF load | | 1 | | t cy |
| falling edge to address | Hold time | tradh | 15 | 5 pF load | | 1 | | t cy |
| NCAS < | Setup time | t CADS_ | 2 15 | 5 pF load | | 1 | | t cy |
| falling edge to address | Hold time | tcadh | 15 | 5 pF load | | 5 | | t cy |
| NCAS | Setup time | tcwps | 15 | 5 pF load | | 3 | | t cy |
| falling edge to data write | Hold time | tсwoн | 15 | 5 pF load | | 3 | | t cy |
| NCAS | Input setup | t CRDS | | | 40 | | | ns |
| rising edge to data read | Input hold | t crdh | | | 0 | | | ns |
| NWE pulsev | | twel | 15 | 5 pF load | | 6 | | t cy |
| NWE falling edge to N | CAS falling edge | twcs | 15 | pF load | | 3 | | t cy |
| | | | | Non compression | | | 1.5 | ms |
| Refresh cy | \ / | | 1M | 6-bit compression | | | 3.7 | ms |
| (ff = 44.1 kHz playback) Memory system ON Decode sequence operation (RDEN=H) | | | DRAM | 5-bit compression | | | 4.4 | ms |
| | | tref | ×1 | 4-bit compression | | | 5.5 | ms |
| | | | | Non compression | | | 3.0 | ms |
| | | | 4M | 6-bit compression | | | 7.3 | ms |
| | | | DRAM | 5-bit compression | | | 8.8 | ms |
| | >/ | | $\times 1 \text{ or } \times 2$ | 4-bit compression | | | 10.9 | ms |
| | ~ | | | Non compression | | | 5.9 | ms |
| | | | 16M | 6-bit compression | | | 14.6 | ms |
| | | | DRAM | 5-bit compression | | | 17.5 | ms |
| | | | ×1 | 4-bit compression | | | 21.8 | ms |

Note. t_{CY} is the system clock (CLK) input (384fs) cycle time. t_{CY} = 59 ns when fs = 44.1 kHz

DRAM access timing (with single DRAM)




The NWE terminal output is fixed as "High-level" when selecting "READ".



The NWE terminal output is fixed as "High-level" when selecting "READ". NCAS terminal output is fixed as "High-level" when selecting "DRAM2". NCAS2 terminal output is fixed as "High-level" when selecting "DRAM1".

Block diagram



Functional description

SM5903CF has two modes of operation; shock-proof mode and through mode.

The operating sequences are controlled using commands from a microcontroller.


Microcontroller interface


Command format


Commands from the microcontroller are input using 3 bit serial inputs; data (YMDATA), bit clock (YMCLK) and load signal (YMLD).

In the case of a read command from the microcontroller, bit serial data is output (ZSENSE) synchronized to the bit clock input (YMCLK).


Write command format (Commands 80 to 85)







Read command format (Command 92 (memory residual read))



Command table

Write command summary

MS command 80

| Anti-shock | k memory | system | settings |
|------------|----------|--------|----------|
|------------|----------|--------|----------|

| 7 11111 | biloch iiic | Smory system seemings | CA IUU | 0 0000 |
|---------|-------------|---|-------------|-------------|
| Bit | Name | Function | H operation | Reset level |
| D7 | MSWREN | Encode sequence start/stop | Start | L |
| D6 | MSWACL | Write address reset | Reset | L |
| D5 | MSRDEN | Decode sequence start/stop | Start | L |
| D4 | MSRACL | Read address reset | Reset | L |
| D3 | MSDCN2 | MSDCN2=H, MSDCN1=H: 3-pair comparison start | | L |
| | | MSDCN2=H, MSDCN1=L: 2-pair comparison start | | |
| D2 | MSDCN1 | MSDCN2=L, MSDCN1=H: Direct-connect start | | L |
| | | MSDCN2=L, MSDCN1=L: Connect operation stop | | |
| D1 | WAQV | Q data valid | Valid | L |
| D0 | MSON | Memory system ON | ON | L |

Extension I/O settings 81

Name

UC5OE

UC4OE

UC3OE

UC2OE

UC10E

Bit

D7 D6D5D4

D3D2

D1

D0

Extension I/O port input/output settings

| t settings | $81\text{hex} = \overset{\text{he}}{100}$ | 0 0001 0 0001 |
|---|---|------------------|
| Function | H operation | Reset level |
| | | |
| | | |
| | | |
| Extension I/O port UC5 input/output setting | Output | L |
| Extension I/O port UC4 input/output setting | Output | L |
| Extension I/O port/UC3 input/output setting | Output | L |
| Extension I/O port UC2 input/output setting | Output | L |

Extension I/O output data settings 82

Extension port HIGH/LOW output level

 $82hex = {}^{\frac{5}{5}}_{000} {}^{\frac{5}{5}}_{0010} {}^{\frac{5}{5}}_{0010}$ A port setting is invalid if that port has already been defined as an input using the 81H command above.

Extension I/O/port UC1 input/output setting

| Bit | Name | 7 | Function | H operation | Reset level |
|-----|-------|---|--|-------------|-------------|
| D7 | | | | | |
| D6 | | | | | |
| D5 | | | | | |
| D4 | UC5WD | | Extension I/O port UC5 output data setting | H output | L |
| D3 | UC4WD | | Extension I/O port UC4 output data setting | H output | L |
| D2 | UC3WD | | Extension I/O port UC3 output data setting | H output | L |
| D1 | UC2WD | | Extension I/O port UC2 output data setting | H output | L |
| D0 | UC1WD | · | Extension I/O port UC1 output data setting | H output | L |

Output

MUTE, CMP12 settings 83

$83hex = 1000 \quad 0011$

| Bit | Name | Function | H operation | Reset level |
|-----|-------|--|-------------------|-------------|
| D7 | | \wedge | | |
| D6 | MUTE | Forced muting (changes instantaneously) | Mute ON | L |
| D5 | | | | |
| D4 | | | | |
| D3 | CMP12 | 12-bit comparison connect/ 16-bit comparison connect | 12-bit comparison | L |
| D2 | | | | |
| D1 | | | | |
| D0 | | | | |

Refer to Force mute, 12 bit comparison connection.

Option settings 85

 $85 hex = {\overset{\texttt{NSMS}}{1000}} {\overset{\texttt{NSSS}}{0101}}$

| Bit | Name | Function | H operation | Reset level |
|-----|--------|--|-------------|-------------|
| D7 | RAMS1 | DRAM type setting | | L |
| | | RAMS1=0 RAMS2=0 when AMDRAM(256k × 4bit) × single | | |
| | | RAMS1=1 RAMS2=0 when 4MDRAM(1M \times 4btt) \times single | | |
| D6 | RAMS2 | RAMS1=0 RAMS2=1 when 4MDRAM(1M × 4bit) × double | | L |
| | | RAMS1=1 RAMS2=1 when 16MDRAM(4M/×4bit) × single | | |
| D5 | YFLGS | FLAG6 set conditions (reset using status read command 90H) | | L |
| | | When YFLGS=0, YFCKP=0, YFCLK input falling edge, YFLAG=L | | |
| | | - When YFLGS=0, YFCKP=1, YFCKAmput rising edge, YFLAG=L | | |
| D4 | YFCKP | When YFLGS=1, YFCKP=0, YFLAG=L | | L |
| | | - When YFLGS=1, YFCKP=1, YFLAG=H | | |
| D3 | COMPFB | Full-bit compression mode | | L |
| D2 | COMP6B | 6-bit compression mode | | Н |
| D1 | COMP5B | 5-bit compression mode | | L |
| D0 | COMP4B | 4/bit compression mode | | L |

When the number of compression bits is set incorrectly (2 or more bits in D0 to D3 are set to 1 or all bits are set to 0), 6-bit compression mode is selected.

Read command summary

Anti-shock memory status (1) 90

| 190hex = | = 1001 | 0000 |
|-----------------|--------|------|
| OULCA | 1001 | 0000 |

| Bit | Name | Function | HIGH-level state | | | |
|-----|---|--|------------------------------------|--|--|--|
| S7 | FLAG6 | Signal processor IC jitter margin exceeded | Exceeded | | | |
| S6 | MSOVF | Write overflow (Read once only when RA exceeds WA) | DRAM overflow | | | |
| S5 | BOVF | When input buffer memory overflow | Iput buffer memory overflow | | | |
| | | because sampling rate of input data is too fast | | | | |
| S4 | | | | | | |
| S3 | DCOMP | Data compare-connect sequence operating | Compare-connect sequence operating | | | |
| S2 | MSWIH | Encode sequence stop due to internal factors | Encoding stopped | | | |
| S1 | MSRIH | Decode sequence stop due to internal factors | Decoding stopped | | | |
| S0 | | | | | | |
| | Refer to Status flag operation summary. | | | | | |

Anti-shock memory status (2) 91

 $91\text{hex} = \overset{\text{\tiny 1}}{1001} \overset{\text{\tiny 2}}{0001}$

| Bit | Name | Function | HIGH-level state |
|-----|-------|--|------------------|
| S7 | MSEMP | Valid data empty state (Always HIGH when RA exceeds VWA) | No valid data |
| S6 | OVFL | Write overflow state (Always, HIGH when WA exceeds RA) | Memory full |
| S5 | ENCOD | Encode sequence operating state | Encoding |
| S4 | DECOD | Decode sequence operating state | Decoding |
| S3 | | | |
| S2 | | | |
| S1 | | | |
| S0 | | | ı |

Refer to Status flag operation summary.



Anti-shock memory valid data residual 92

92hex = \$\frac{1001}{0010}\$

| Bit | Name | Function |
|-----|------|---|
| S7 | AM21 | Valid data accumulated VWA-RA (MSB) 8M bits |
| S6 | AM20 | 4M bits |
| S5 | AM19 | 2M bits |
| S4 | AM18 | 1M bits |
| S3 | AM17 | 512k bits |
| S2 | AM16 | 256k bits |
| S1 | AM15 | 128k bits |
| S0 | AM14 | 64k bits |
| M1 | AM13 | 32k bits |
| M2 | AM12 | 16k bits |
| M3 | AM11 | 8k bits |
| M4 | AM10 | 4k þríts |
| M5 | AM09 | 2h bits |
| M6 | AM08 | 11k hits |
| M7 | AM07 | √512 bits |
| M8 | AM06 | 256 bits |

Note. The time conversion factor varies depending on the compression bit mode. $(M = 1,048,576 \quad K = 1,024)$ Residual time (sec) = Valid data residual (Mbits) × Time conversion value k where the Time conversion value k (sec/Mbit) = 2.78(4 bits), 2.22 (5 bits), 1.85 (6 bits) and 0.74 (Full bits).

Extension I/O inputs 93

Input data entering (or output data/an extension port terminal is eshoed to the microcontroller. (That is, the input data entering an I/O port configured as an input port using the 81H command, OR the output data from a pin configured as an output port using the 82H command.)

 $93\text{hex} = \frac{1001}{1001} \frac{0011}{0011}$

| Bit | Name | Function | HIGH-level state |
|-----|-------|----------|------------------|
| S7 | | | |
| S6 | | , v | |
| S5 | | | |
| S4 | UC5RD | | |
| S3 | UC4RD | | |
| S2 | UC3RD | | |
| S1 | UC2RD | | |
| S0 | UC1RD | | |

SM5903CF

Status flag operation summary

| Flag | Read | | |
|-------|----------------|---------|--|
| name | method | | |
| FLAG6 | READ | Meaning | - Indicates to the CD signal processor DSP (used for error correction, de-interleaving) that a |
| | 90H | | disturbance has exceeded the RAM jitter trangin. |
| | bit 7 | Set | - Set according to the YFLAG input and the operating state of YFCKP and YFLGS. |
| | | | FLAG6 set conditions |
| | | | When YFLGS=0, YFCKP=0, YFCLK input falling edge, YFLAG=L |
| | | | When YFLGS=0, YFCKP=1, YFCLK ipput rising edge, YFLAG=L |
| | | | When YFLGS=1, YFCKP=0, YFLAG=L |
| | | | When YFLGS=1, YFCKP=1, YFLAG=H |
| | | Reset | - By 901/1 status read |
| | | | - By 80H command when MSON=ON |
| | | | - After external reset |
| MSOVF | READ | Meaning | - Indicates once only that a write to external DRAM has caused an overflow. (When reset |
| | 90H | | by the 90H status read command, this flag is reset even if the overflow condition continues.) |
| | bit 6 | Set | - When the write address (WA) exceeds the read address (RA) |
| | | Reset | - By 90H status read |
| | | | - When a read address-clear (MSRACL) or write address clear (MSWACL) command is issued |
| | | | - After external reset |
| BOVF | READ | Meaning | - Indicates that a input data was spilled |
| | 90H | | (When input buffer memory overflow because sampling rate of input data is too fast.) |
| | bit 5 | Set | - When inputs a data during a buffer memory overflow |
| | | Reset | By 90H status read |
| | | | - When a read address clear (MSRACL) or write address clear (MSWACL) command is issued |
| | | | - After external reset |
| DCOMP | READ | Meaning | -Indicates that a compare-connect sequence is operating |
| | 90H | Set | When a (3-pair or 2-pair) compare-connect start command is received (MSDCN2=1) |
| | bit 3 | | - When a direct connect command is received (MSDCN2=0, MSDCN1=1) |
| | | Reset | - When a (3-pair or 2-pair) comparison detects conforming data |
| | | | -When the connect has been performed after receiving a direct connect command |
| | | | -When a compare-connect stop command (MSDCN2=0, MSDCN1=0) is received |
| | | | When a MSWREN=1 command is received (However, if a compare-connect command is |
| | | | received at the same time, the compare-connect command has priority.) |
| | | | - After external reset |
| MSWIH | READ / | Meaning | - Indicates that the encode sequence has stopped due to internal factors |
| | 90H⟨ <u></u> ∽ | | (not microcontroller commands) |
| | bit 2 | Set | - When FLAG6 (above) is set |
| | | | - When BOVF (above) is set |
| ļ | \mathcal{M} | | - When MSOVF (above) is set |
| 4 | | Reset | - When conforming data is detected after receiving a compare-connect start command |
| | | | - When the connect has been performed after receiving a direct connect command |
| | | | - When a read address clear (MSRACL) or write address clear (MSWACL) command is received |
| | | | - After external reset |
| MSRIH | READ | Meaning | - Indicates that the decode sequence has stopped due to internal factors |
| | 90H | | (not microcontroller commands) |
| | bit 1 | Set | - When the valid data residual becomes 0 |
| | | Reset | - By 90H status read |
| | | | |
| | | | - When a read address clear (MSRACL) or write address clear (MSWACL) command is issued |

| Flag name | Read method | | | | | | |
|--------------|----------------|---------|---|--|--|--|--|
| MSEMP | READ | Meaning | - Indicates that the valid data residual has become 0 | | | | |
| | 91H | Set | - When the VWA (final valid data's next address) | | | | |
| | bit 7 | | = RA (address from which the next read would take place) | | | | |
| | | Reset | - Whenever the above does not apply | | | | |
| OVFL | READ | Meaning | - Indicates a write to external DRAM overflow state | | | | |
| | 91H | Set | - When the write address (WA) exceeds the read address (RA). | | | | |
| | bit 6 | | (Note: This flag is not set when WA=RA through an address initialize or reset operation.) | | | | |
| | | Reset | | | | | |
| | | | - When a read address clear (MSRACL) or write address clear (MSWACL) command is issued | | | | |
| | | | - After/external reset | | | | |
| ENCOD | READ | Meaning | - Indicates that the encode sequence (input data entry, encoding, DRAM write) is operating | | | | |
| | 91H | Set | - By the 80H command when MSWREN=1 | | | | |
| | bit 5 | | - When conforming data is detected during compare-connect operation | | | | |
| | | | - When the connect has been performed after receiving a direct connect command | | | | |
| | | Reset | -When the FLAG6 flag≠1 (above) | | | | |
| | | | - When the OVFL flag=1 (above) | | | | |
| | | | -By the 80H command when MSWREN=0 | | | | |
| | | | - By the 80H command when MSDCN1=1 or MSDCN2=1 (compare-connect start command) | | | | |
| | | | By the 80H command when MSON=0 | | | | |
| | | | - After external reset | | | | |
| | | | Note. Reset conditions have priority over set conditions. For example, if the 80H command has | | | | |
| | | | MSWREN=1/and MSDCN1=1, the ENCOD flag is reset and compare-connect operation starts. | | | | |
| DECOD | READ | Meaning | Indicates that the decode sequence (read from DRAM, decoding, | | | | |
| | 91H | | attenuation, data output) is operating | | | | |
| | bit 4 | Set | By a new 80H sommand when MSRDEN=1 and the MSEMP flag=0 (above) | | | | |
| | | Røset | - Whenever the above does not apply | | | | |
| | | | | | | | |

Write command supplementary information

80H (MS command)

- MSWREN

When 1: Encode sequence starts

Invalid when MSON is not 1 within the same 80H command

Invalid when FLAG6=1

Invalid when OVFL=1

Invalid when a compare-connect start command (MSDCN2=1 or MSDCN1=1) occurs simultaneously

Direct connect if a compare-connect sequence is already operating

When 0: Encode sequence stops

- MSWACL

When 1: Initializes the write address (WA)

When 0: No operation

- MSRDEN

When 1: Decode sequence starts

Does not perform decode sequence if MSON=1.If there is no valid data, decode sequence temporarily stops. But, because the MSRDEN flag setting is maintained as is, the sequence automatically re-starts when valid data appears.

When 0: Decode sequence stops

81H (I/O setting on extension I/O)

82H (Setting output data on extension I/O)

-MSRACL

When 1: Initializes the read address (RA)

When 0: No operation

- MSDCN2, MSDCM

When 1 and 1: 3 pair compare-connect sequence starts

When 1 and 0: 2-pair compare-connect sequence starts

When 0 and 1 Direct connect sequence starts

When 0 and 0 Compare-connect sequence stops.

No operation if a compare-connect sequence is not operating.

ŴÀQV

When 1: The immediately preceding YBLKCK falling-edge timing WA (write address) becomes the VWA (valid write address).

When 0: No operation

MSOM

When 1: Memory system turns ON and compression-type shock-proof operation starts

When 0: Memory system turns OFF and throughmode playback starts. (In this mode, the attenuator is still active.)

83H (MUTE, 12-bit comparison connection settings)

- MUTE (forced muting)

When 1: Outputs are instantaneously muted to 0.(note 1)

Same effect as taking the YDMUTE pin HIGH.

When 0: No muting(note 1)

(note1) Effective at the start of a Left-channel output data.

85H (option settings)

- RAMS1, RAMS2

When 0 and 0: 1M DRAMs (256k×4 bits)×single

When 1 and 0: 4M DRAMs (1M×4 bits)×single

When 0 and 1: 4M DRAMs (1M×4 bits)×double

When 1 and 1:16M DRAMs (4M×4 bits)×single

- YFLGS, YFCKP

When 0 and 0: Sets FLAG6 on the falling edge of YFCLK when YFLAG=0

When 0 and 1: Sets FLAG6 on the rising edge of YFCLK when YFLAG=0

When 1 and 0: Sets FLAG6 when YFLAG=0

When 1 and 1: Sets FLAG6 when YFLAG=1

- MUTE, YDMUTE relationship

When all mute inputs are 0, mute is released.

- CMP12 (12-bit comparison connection)

When 1: Performs comparison connection using only the most significant 12 bits of input data.

When 0: Performs comparison connection using all 16 bits of input data.


- COMPFB, COMP6B, COMP5B, COMP4B

When 0, 0, 0 and 1) Selects 4-bit compression mode

When 0, 0, 1 and 0: Selects 5-bit compression mode

When 1, 0, 0 and 0: Selects full-bit compression mode

In all other cases: Selects 6-bit compression mode Changing mode without initialize in operation is possible.



Shock-proof operation overview

Shock-proof mode is the mode that realizes shock-proof operation using external DRAM. Shock-proof mode is invoked by setting MSON=H in microcon-

troller command 80H.

This mode comprises the following 3 sequences.

3. The encoder, after the most suitable predicting

filter type and quantization steps have been determined, performs ADPCM encoding and then writes

- Encode sequence

- 1. Input data from a signal processor IC is stored in internal buffers.
- 2. Encoder starts after a fixed number of data have been received.

- Decode sequence


- 1. Reads compressed data stored in external buffer RAM at rate fs.
- 2. Decoder starts, using the predicting filter type and quantization levels used when encoded.

3. Outputs the result

to external DRAM.

- Compare-connect sequence

- 1. Encoding immediately stops when either external buffer RAM overflows or when a CD read error occurs due to shock vibrations.
- 2. Then, using microcontroller command 80H, the compare-connect start command is executed and compare-connect sequence starts.
- 3. Compares data re-read from the CD with the processed final valid data stored in RAM (confirms its correctness).
- 4. As soon as the comparison detects conforming data, compare-connect sequence stops and encode sequence re-starts, connecting the data directly behind previous valid data.



RAM addresses

The SM5903CF uses either 1 or 2 external 1M or 4M DRAMs as external buffers.

Three kinds of addresses are used for external RAM control.

WA (write address)

RA (read address)

VWA (valid write address)

Among these, VWA is the write address for conforming data whose validity has been confirmed. Determination of the correctness of data read from the CD is delayed relative to the encode write processing, so VWA is always delayed relative to WA.

The region available for valid data is the area between VWA-RA.

- Connect data work area

This is an area of memory reserved for connect data. This area is 2k bits if using 1M DRAMs, 4k bits if using 4M DRAMs, or 8k bits if using 16M DRAMs.

VWA (valid write address)

The VWA is determined according to the YBLKCK pin and WAQV command. Refer to the timing chart below.

1.YBLKCK is a 75 Hz clock(HIGH for 136 µs) when used for normal read mode and it is a 150 Hz clock when used for double-speed read mode. Both modes clock are synchronized to the CD format block end timing.

When this clock goes LOW, WA which is the write address of internal encode sequence, is stored

(see note 2).

WA

VWA

2. The microcontroller checks the subcode and, if confirmed to be correct, generates a WAQV command (80H).

Connect data work area


Valid data

ig1. RAM addresses

RA

3. When the WAQV command is received, VWA is updated according to the previously latched WA.

(note 2) Actually, there is a small time difference, or gap, between the input data and YBLKCK. This gap serves to preserves the preceding WA to protect against incorrect operation.



YFLAG, YFCLK, FLAG6

Correct data demodulation becomes impossible for the CD signal processor IC when a disturbance exceeding the RAM jitter margin occurs. The YFLAG signal input pin is used to indicate when such a condition has occurred.

The YFCLK is a 7.35 kHz clock synchronized to the CD format frame 1.

The IC checks the YFLAG input and stops the

encode sequence when such a disturbance has occurred, and then makes FLAG6 active.

The YFLAG check method used changes depending on the YFLGS flag and YFCKP flag (85H command). See table1.

If YFLAGS is set to 1, then YFCLK should be tied either High or Low

| 85H command | | | , | $/ \bigcirc$ | ` | \downarrow | \ \ \/ | |
|-------------|-------|-------|-----------------|---------------------------|----------|--------------|------------|-------------------------------|
| | YFLGS | YFCKP | FL | AG6 set conditions | | \prod | \searrow | FLAG6 reset conditions |
| 1 | 0 | 0 | When YFLAG=L | OW on YFCLK input falling | g edge | | | -By status read (90H command) |
| 2 | | 1 | When YFLAG=L | OW on YFCLK input rising | edge | | | - When MSON=LOW |
| 3 | 1 | 0 | When YFLAG=LOW | YFCLK be tied either Plig | gh or Lo | w | | - After system reset |
| 4 | | 1 | When YFLAG=HIGH | \sim | | _ | 2 | |

Table 1. YFLAG signal check method

Compare-connect sequence

The SM5903CF supports three kinds of connect modes; 3-pair compare-connect, 2-pair compare-connect and direct connect.

Note that the SM5903CF can also operate in 12-bit comparison connect mode using only the most significant 12 bits of data for connection operation.

In 3-pair compare-connect mode, the final 6 valid data (3 pairs of left- and right-channel data input before encode processing) and the most recently input data are compared until three continuous data pairs all conform. At this point, the encode

sequence is re-started and data is written to VWA.

In 2-pair compare-connect mode, comparison occurs just as for 3-pair comparison except that only 2 pairs from the three compared need to conform with the valid data. At this point, the encode sequence is re-started and data is written to VWA.

In direct-connect mode, comparison is not performed at all, and encode sequence starts and data is written to the VWA. This mode is for systems that cannot perform compare-connect operation.

- Compare-connect preparation time

1. Comparison data preparation time

Internally, when the compare-connect start command is issued, a sequence starts to restore the data for comparison. The time required for this preparation after receiving the command is approximately $2.5 \times (1/\text{fs})$. (approximately $60 \mu \text{s}$ when fs 44.1 kHz)

2. After the above preparation is finished, data is input beginning from the left-channel data and com-

parison starts.

3 If the compare connect command is issued again, the preparation time above is not necessary and operation starts from step 2.

4. The same sequence takes place in direct-connect mode also. However, at the point when 3 words have been input, all data is directly connected as if comparison and conformance had taken place.

- Compare-connect sequence stop

If a compare-connect stop command (80H with MSDCN1= 1, MSDCN2=0) is input from the microcontroller, compare-connect sequence stops.

If compare-connect sequence was not operating, the compare-connect stop command performs no operation. However, make sure that the other bit settings within the same 80H command are valid.



Encode sequence temporary stop

- When RAM becomes full, MSWREN is set LOW using the 80H command and encode sequence stops. (For details of the stop conditions, refer to the description of the ENCOD flag.)
- Then, if MSWREN is set HIGH without issuing a compare-connect start command, the encode sequence re-starts. At this time, newly input data is written not to VWA, but to WA. In this way, the data already written to the region between VWA and WA is not lost.

- But if the MSWREN is set HIGH (80H command) after using the compare-connect start command even only once, data is written to VWA. If data is input before comparison and conformance is detected, the same operation as direct-connect mode takes place when the command is issued. After comparison and conformance are detected, no operation is performed because the encode sequence has already been started. However, make sure that the other bit settings within the same 80H command are valid?

DRAM refresh

- DRAM initialization refresh

A 15-cycle RAS-only refresh is carried out for DRAM initialization under the following condition.

When MSON changes from 0 to 1 in command 80H.

When from MSON=1, MSRDEN=0 and MSWREN=0 states only MSWREN changes to 1. In this case, encode sequence immediately starts and initial data is written (at 2fs rate input) after a delay of 0.7ms.

- Refresh during Shock-proof mode operation In this IC, a data access operation to any address also serves as a data refresh. Accordingly, there are no specific refresh cycles other than the initialization refresh cycle (described above).

This has the resulting effect of saving on DRAM

power dissipation.

A data access to DRAM can occur in an encode sequence write operation or in a decode sequence read operation. In an encode sequence write operation the connect operation is stopped, while in a decode sequence read operation the data is always output to the D/A converter in a fixed manner. The refresh rate for each DRAM during decode sequence is shown in the table below.

The decode sequence, set by MSON=1 and MSR-DEN=1, operates when valid data is in DRAM (when MSEMP=0).

- When MSON=0, DRAM is not refreshed because no data is being accessed.Although MSON=1, DRAM is not refreshed if ENCOD=0 and DECOD=0 (both encode and decode sequence are stopped).

| | DRAMs used (same for 1 or 2 DRAMs) | | |
|-----------------------|------------------------------------|----------------|----------------|
| Data compression mode | 1M (2/5/6K×4 bits) | 4M (1M×4 bits) | 16M(4M×4 bits) |
| 4 bit | 5.44 ms | 10.88 ms | 21.77ms |
| 5 bit | 4.35 ms | 8.71 ms | 17.42ms |
| 6 bit | 3.63 ms | 7.26 ms | 14.52ms |
| Full bit | 1.36 ms | 2.72 ms | 5.81ms |

Table 2. Decode sequence refresh rate

Through-mode operation

If MSON is set LOW (80H command), an operating mode that does not perform shock-proof functions becomes active. In this case, input data is passed as-is (except Force mute operation) to the output. External DRAM is not accessed.

- In this case, input data needs to be at a rate fs and the input word clock must be synchronized to the CLK input (384fs). However, short range jitter can be tolerated (jitter-free system).
- Jitter-free system timing starts from the first YLRCK rising edge after either (A) a reset (NRE-SET= 0) release by taking the reset input from LOW to HIGH or (B) by taking MSON from HIGH to LOW. Accordingly, to provide for the largest possible jitter margin, it is necessary that the YLRCK

clock be at rate fs by the time jitter-free timing starts.

The jitter margin is 0.2/ fs.

This jitter margin is the allowable difference between the system clock (OLK) 1/384 divided, fs rate clock and the YLRCK input clock.

If the timing difference exceeds the jitter margin, irregular operation like data being output twice or conversely complete "1" data output may occur. In the worst case, a click noise will also be generated.

Recommendation;

Set the mute "ON" when a mode change for reduce a click noise.

Force mute

Serial output data is muted by setting the YDMUTE pin input HIGH or by setting the MUTE flag to 1. Mute starts and finishes on the leading left-channer bit.

When MSON is HIGH and valid data is empty (MSEMP=H), the output is automatically forced into the mute state.


12-bit comparison connection

When the CMP12 flag is set to 1, the least significant 4 bits of the 16-bit comparison connection input data are discarded and comparison connection is performed using the remaining 12 bits.

Note that if the CMP12 flag is set to 1 during a comparison connection operation, only the most significant 12 bits are used for comparison connection from that point on.


Timing charts

Input timing (YSCK, YSRDATA, YLRCK)




DRAM write timing (NRAS, NCAS, NCAS2, NWE, A0 to A10, D0 to D3)

Write timing (with single DRAM)




DRAM read timing (NRAS, NCAS, NCAS2, NWE, A0 to A10, D0 to D3)

Read timing (with single DRAM)



Connection example



- When 2 DRAMs are used, the DRAM OE pins should be tied LOW.
- When single DRAM is used, the DRAM OE pin should be tied LOW or controlled by the SM5903CF NOE signal.

note 2 When CXD 2517 (Sony) is used

Set 85H of microcontroller command (option setting) as setting YFLAG take in;

D5: YFLAGS= 1 D4: YFCKP= 0

note1

Device comparison with SM5902AF

Pin differences

| Pin No. | SM5902AF | SM5903CF |
|---------|----------|----------|
| 7 pin | DIT | (N.C) |

VDD pins

SMI5902AF has a built-in level shifter to use 5V DARM during IC operation with 3V, therefore, it has 2 electrical power terminals. VDD 1 is an electrical power terminal used for internal ICs and VDD 2 is an electrical power terminal used for external

DRAM interface. Regarding SM5903CP, VDD can't be set to other voltage due to the different processing. Therefore, make sure to set VDD 1 and VDD 2 to the same voltage

Deleted functions form SM5902AF

- 1) DIT function
- 2) Digital attenuator function
- 3) Soft mute function

- 4) Noise shaper function during compress encoding
- 5) Compression mode switching function during
 - shock proof operation

Microcontroller interface extensions

Microcomputer commands listed below are deleted from SM5902AF.

Obsolete commands

| Command | Bit Name | Function |
|---------|-------------------|----------------------------------|
| 83H | D4 NS | Noise shaper ON/OFF switch |
| | D5 SOFT | Soft muting ON/OFF switch |
| | D7 ATT | Attenuator ON/OFF switch |
| 84H | D0 to D7 K0 to K7 | Attenuation level settings |
| 86H | D4 to D7 | Digital audio interface settings |
| 87H | D0 to D115 | Subcode Q data settings |
| 91H | S3 QRDY | Q data write buffer status |

Compression mode switching


Compression mode switching using 85 H command of SM5903CF can't be changed during shockproof operation. In order to switch compression mode, it is necessary to change it to "through-mode" first

and change the compression mode setting, then again set shock- proof mode (Detailed switching procedure is available).

Attentions

About SM5903CF, Soft mute function and Attenuation function are deleted. In order not to

cause audio output noise, it is necessary to activate Soft mute after DA converter.



NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any oricuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies.



NIPPON PRECISION CIRCUITS INC.

4-3, FUKUZUMI 2 CHOME, KOTO-KU TOKYO,135-8430, JAPAN

Telephon: +81-3-3642-6661 Facsimile: +81-3-3642-6698

NP9823AE 1999.2