## DESCRIPTION

The NE5410/SE5410 are 10-bit Multiplying Digital-to-Analog Converters pin- and function-compatible with the industry-standard MC3410, but with improved performance. These are capable of high-speed performance, and are used as general-purpose building blocks in cost effective D/A systems.

The NE/SE5410 provides complete 10-bit accuracy and differential non-linearity over temperature, and a wide compliance voltage range. Segmented current sources, in conjunction with an R/2R DAC, provide the binary weighted currents. The output buffer amplifier and voltage reference have been omitted to allow greater speed, lower cost, and maximum user flexibility.

## PIN CONFIGURATION



## BLOCK DIAGRAM



## APPLICATIONS

- Successive approximation A/D converters
- High-speed, automatic test equipment
- High-speed modems
- Waveform generators
- CRT displays
- Strip CHART and X-Y plotters
- Programmable power supplies
- Programmable gain and attenuation


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE | DWG \# |
| :--- | :---: | :---: | :---: |
| 16-Pin Ceramic Dual In-Line Package (CERDIP) | 0 to $+70^{\circ} \mathrm{C}$ | NE5410F | 0582 B |
| 16 -Pin Ceramic Dual In-Line Package (CERDIP) | -55 to $+125^{\circ} \mathrm{C}$ | SE5410F | 0582 B |

## ABSOLUTE MAXIMUM RATINGS

$T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Power supply | +7.0 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\mathrm{EE}}$ |  | -18 | $\mathrm{V}_{\mathrm{DC}}$ |
| $V_{1}$ | Digital input voltage | +15 | $\mathrm{V}_{\text {DC }}$ |
| $\mathrm{V}_{\mathrm{O}}$ | Applied output voltage | +4, -5.0 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{I}_{\text {REF (16) }}$ | Reference current | 2.5 | mA |
| $\mathrm{V}_{\text {REF }}$ | Reference amplifier inputs | $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {EE }}$ | $V_{\text {DC }}$ |
| $\mathrm{V}_{\text {REF ( } \mathrm{D})}$ | Reference amplifier differential inputs | 0.7 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range SE5410 <br> NE5410 | $\begin{gathered} -55 \text { to }+125 \\ 0 \text { to }+70 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{T}_{J}$ | Junction temperature Ceramic package | +150 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum power dissipation $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { still-air })^{1}$ | 1190 | mW |

## NOTES:

1. Derate above $25^{\circ} \mathrm{C}$ at the following rate: F package at $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

DC ELECTRICAL CHARACTERISTICS (Continued)
$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{EE}}=-15 \mathrm{~V}_{\mathrm{DC}}, I_{\mathrm{REF}}=2.0 \mathrm{~mA}$, all digital inputs at high logic level. $\mathrm{SE} 5410: \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{NE} 5410$ Series: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\epsilon_{\mathrm{R}}$ | Relative accuracy <br> (Error relative to full scale l ) | Over Temperature |  | $\pm 0.025$ | $\pm 0.05$ | \% |
|  |  |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
|  | Differential non-linearity | Over temperature |  | $\pm 0.025$ | $\pm 0.05$ | \% |
|  |  |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
| ts | Settling time to within $\pm 1 / 2$ LSB (all bits low to high) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 250 |  | ns |
| $\begin{array}{\|l\|} \hline t_{\text {PLH }} \\ t_{\text {PHL }} \end{array}$ | Propagation delay time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 35 \\ & 20 \end{aligned}$ |  | ns |
| $\mathrm{TCl}_{\mathrm{O}}$ | Output full-scale current drift |  |  | 20 | 40 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Digital input logic levels (all bits) <br> High level, Logic "1" <br> Low level, Logic "0" |  | 2.0 |  | 0.8 | $V_{D C}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{LL}} \\ & \hline \end{aligned}$ | Digital input current (all bits) <br> High level, $\mathrm{V}_{I H}=5.5 \mathrm{~V}$ <br> Low level, $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ |  |  |  | $\begin{gathered} 20 \\ -20 \end{gathered}$ | $\mu \mathrm{A}$ |
| IREF(15) | Reference input bias current (Pin 15) |  |  | -1.0 | -5.0 | $\mu \mathrm{A}$ |
| IOH | Output current (all bits high) | $\mathrm{V}_{\text {REF }}=2.000 \mathrm{~V}, \mathrm{R} 16=1000 \Omega$ | 3.937 | 3.996 | 4.054 | mA |
| IOL | Output currents (all bits low) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0 | 0.4 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{0}$ | Output voltage compliance | $\begin{gathered} \hline \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \in_{\mathrm{R}}<0.050 \% \\ \text { relative to full-scale } \end{gathered}$ |  |  | $\begin{aligned} & -2.5 \\ & +2.5 \end{aligned}$ | $V_{D C}$ |
| SR I REFF | Reference amplifier slew rate |  |  | 20 |  | mA/ $/ \mathrm{s}$ |
| ST I REF | Reference amplifier settling time | 0 to 4.0mA, $\pm 0.1 \%$ |  | 2.0 |  | $\mu \mathrm{s}$ |
| PSRR(-) | Output current power supply sensitivity |  |  | 0.003 | 0.01 | \%/\% |
| $\mathrm{C}_{\mathrm{O}}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0$ |  | 25 |  | pF |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{EE}}=-15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}$, all digital inputs at high logic level. $\mathrm{SE} 5410: \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{NE} 5410$ Series: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{C}_{1}$ | Digital input capacitance (all bits high) |  |  | 4.0 |  | pF |
| $\begin{aligned} & \hline \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{EE}} \end{aligned}$ | Power supply current (all bits low) |  |  | $\begin{gathered} \hline+2 \\ -12 \end{gathered}$ | $\begin{gathered} +4 \\ -18 \end{gathered}$ | mA |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{EE}} \end{aligned}$ | Power supply voltage range | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{O}}=0 \end{gathered}$ | $\begin{gathered} \hline+4.75 \\ -14.25 \end{gathered}$ | $\begin{aligned} & \hline+5.0 \\ & -15 \end{aligned}$ | $\begin{gathered} \hline+5.25 \\ -15.75 \end{gathered}$ | $\mathrm{V}_{\mathrm{DC}}$ |
|  | Power consumption |  |  | 190 | 300 | mW |



Figure 1. Output Current vs Output Compliance Voltage


Figure 2. Maximum Output Compliance Voltage vs Temperature

## CIRCUIT DESCRIPTION

The NE5410 consists of four segment current sources which generate the 2 Most Significant Bits (MSBs), and an R/2R DAC implemented with ion-implanted resistors for scaling the remaining 8 Least Significant Bits (LSBs) (see Figure 5). This approach provides complete 10-bit accuracy without trimming.

The individual bit currents are switched ON or OFF by fully-differential current switches. The switches use current steering for speed.


Figure 3. Power Supply Currents vs Temperature


Figure 4. Reference Amplifier Frequency Response

An on-chip high slew reference current amplifier drives the R/2R ladder and segment decoder. The currents are scaled in such a way that, with all bits on, the maximum output current is two times 1023/1024 of the reference amplifier current, or nominally 3.996 mA for a 2.000 mA reference input current. The reference amplifier allows the user to provide a voltage input: out-board resistor R16 (see Figure 6) converts this voltage to a usable current. A current mirror doubles this reference current and feeds it to the segment decoder and resistor ladder. Thus, for a reference voltage of 2.0 V and a $1 \mathrm{k} \Omega$ resistor tied to Pin 16 , the full-scale current is
approximately 4.0 mA . This relationship will remain regardless of the reference voltage polarity.
Connections for a positive reference voltage are shown in Figure 6a. For negative reference voltage inputs, or for bipolar reference voltage inputs in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. For a negative reference input, R16 should be grounded (Figure 6b). In addition, the negative voltage reference must be at least 3 V above the $\mathrm{V}_{\mathrm{EE}}$ supply voltage for best operation. Bipolar input signals may be handled by connecting R16 to a positive voltage equal to the peak positive input level at Pin 15.
When a DC reference voltage is used, capacitive bypass to ground is recommended. The 5V logic supply is not recommended as a reference voltage. If a well regulated 5.0 V supply, which drives logic, is to be used as the reference, R16 should be decoupled by connecting it to the +5.0 V logic supply through another resistor and
bypassing the junction of the two resistors with a $0.1 \mu \mathrm{~F}$ capacitor to ground.
The reference amplifier is internally-compensated with a 10pF feed-forward capacitor, which gives it its high slew rate and fast settling time. Proper phase margin is maintained with all possible values of R16 and reference voltages which supply 2.0 mA reference current into Pin 16. The reference current can also be supplied by a high impedance current source of 2.0 mA . As R16 increases, the bandwidth of the amplifier decreases slightly and settling time increases. For a current source with a dynamic output impedance of $1.0 \mathrm{M} \Omega$, the bandwidth of the reference amplifier is approximately half what it is in the case of $\mathrm{R} 16=1.0 \mathrm{k} \Omega$, and settling time is $\pm 10 \mu \mathrm{~s}$. The reference amplifier phase margin decreases as the current source value decreases in the case of a current source reference, so that the minimum reference current supplied from a current source is 0.5 mA for stability.


Figure 5. NE5410 Equivalent Circuit

## 10-Bit high-speed multiplying D/A converter



## OUTPUT VOLTAGE COMPLIANCE

The output voltage compliance ranges from -2.5 to +2.5 V . As shown in Figure 2, this compliance range is nearly constant over temperature. At the temperature extremes, however, the compliance voltage may be reduced if $\mathrm{V}_{\mathrm{EE}}>-15 \mathrm{~V}$.

## ACCURACY

Absolute accuracy is a measure of each output current level with respect to its intended value. It is dependent upon relative accuracy
and full-scale current drift. Relative accuracy, or linearity, is the measure of each output current with respect to its intended fraction of the full-scale current. The relative accuracy of the NE5410 is fairly constant over temperature due to the excellent temperature tracking, of the implanted resistors. The full-scale current from the reference amplifier may drift with temperature causing a change in the absolute accuracy. However, the NE5410 has a low full-scale current drift with temperature.
The SE5410 and the NE5410 are accurate to within $\pm$ LSB at $25^{\circ} \mathrm{C}$ with a reference current of 2.0 mA on Pin 16.

## MONOTONICITY

The NE5410 and SE5410 are guaranteed monotonic over temperature. This means that for every increase in the input digital code, the output current either remains the same or increases but never decreases. In the multiplying mode, where reference input current will vary, monotonicity can be assured if the reference input current remains above 0.5 mA .

## SETTLING TIME

The worst-case switching condition occurs when all bits are switched "on," which corresponds to a LOW-to-HIGH transition for all bits. This time is typically 250 ns for the output to settle to within $\pm$ 1/2LSB for 10-bit accuracy, and 200ns for 8-bit accuracy. The turn-off time is typically 120 ns . These times apply when the output swing is limited to a small ( $<0.7 \mathrm{~V}$ ) swing and the external output capacitance is under 25 pF .
The major carry (MSB off-to-on, all others on-to-off) settles in approximately the same time as when all bits are switched off-to-on.
If a load resistor of $625 \Omega$ is connected to ground, allowing the output to swing to -2.5 V , the settling time increases to $1.5 \mu \mathrm{~s}$.
Extra care must be taken in board layout as this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, $100 \mu \mathrm{~F}$ supply bypassing, and minimum scope lead length are all necessary.
A typical test setup for measuring settling time is shown in Figure 7. The same setup for the most part can be used to measure the slew rate of the reference amplifier (Figure 9) by tying all data bits high, pulsing the voltage reference input between 0 and 2 V , and using a $500 \Omega$ load resistor $R_{L}$.


Figure 7. Settling Time


Figure 8. Propagation Delay Time


NOTE:
Use $R_{L}=20 \Omega$ to GND for slew rate measurement.

Figure 9. Reference Amplifier Settling Time and Slew Rate


Figure 10. Bipolar Voltage Output Circuits (-10V to +10 V )
 $\operatorname{SAR}\left(Q_{10}\right)$.

Figure 11. Successive Approximation A/D Converter


NOTES:
With this double latch technique, valid data will be latched to the DAC until updated with the E2 pulse. Timing will depend on the processor used
Figure 12. 8-Bit $\mu$ P Bus Interface

note:
$V_{I N}$ FULL SCALE $=4 m A\left(R_{1}+R_{T}\right)\left(\frac{1023}{1024}\right)$
Figure 13. Staircase A/D

