

## FDS6299S

## 30V N-Channel PowerTrench® SyncFET<sup>™</sup>

## **General Description**


The FDS6299S is designed to replace a single SO-8 MOSFET and Schottky diode in synchronous DC:DC power supplies. This 30V MOSFET is designed to maximize power conversion efficiency, providing a low  $R_{\text{DS(ON)}}$  and low gate charge. The FDS6299S includes a patented combination of a MOSFET monolithically integrated with a Schottky diode.


### Applications

- Synchronous Rectifier for DC/DC Converters -
  - · Notebook Vcore low side switch
  - · Point of load low side switch

## **Features**

- 21 A, 30 V.  $R_{DS(ON)} = 3.9 \text{ m}\Omega @ V_{GS} = 10 \text{ V} \\ R_{DS(ON)} = 5.1 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- Includes SyncFET Schottky body diode
- High performance trench technology for extremely low R<sub>DS(ON)</sub> and fast switching
- High power and current handling capability
- 100% R<sub>G</sub> (Gate Resistance) tested
- Termination is Lead-free and RoHS Compliant





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	21	А
	– Pulsed		105	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		−55 to +150	°C

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	25	

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
FDS6299S FDS6299S 13"		12mm	2500 units	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		I.			
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_D = 1 \text{ mA}$	30			V
<u>ΔBV<sub>DSS</sub></u> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 1 mA, Referenced to 25°C		32		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			500	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
On Chara	acteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	1	1.7	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 1 mA, Referenced to 25°C		-4		mV/°C
$R_{DS(on)}$	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}, \qquad I_D = 21 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \qquad I_D = 19 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 21 \text{ A}, T_J = 125^{\circ}\text{C}$		3.3 4.1 4.5	3.9 5.1 5.6	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V},  I_{D} = 21 \text{ A}$		94		S
	Characteristics	-			1	
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		3880		pF
Coss	Output Capacitance	f = 1.0 MHz		1030		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			310		pF
R <sub>G</sub>	Gate Resistance	$V_{GS} = 15 \text{ mV}, \qquad f = 1.0 \text{ MHz}$	0.4	1.8	3.1	Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		12	22	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		12	22	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			60	96	ns
t <sub>f</sub>	Turn-Off Fall Time	]		35	56	ns
Q <sub>g(TOT)</sub>	Total Gate Charge at V <sub>GS</sub> =10V	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 21 \text{ A}$		58	81	nC
Q <sub>g</sub>	Total Gate Charge at V <sub>GS</sub> =5V			31	43	nC
Q <sub>gs</sub>	Gate-Source Charge	]		11		nC
$Q_{gd}$	Gate-Drain Charge			8		nC
Drain-So	ource Diode Characteristics and	d Maximum Ratings				
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_{S} = 3.5 \text{ A}  \text{(Note 2)}$		420	700	mV
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = 21 A,		32		ns
I <sub>RM</sub>	Diode Reverse Recovery Current	dI <sub>F</sub> /dt = 300 A/μs (Note 3)		2.1		Α
Q <sub>rr</sub>	Diode Reverse Recovery Charge	1		34		nC

Notes:

1. R<sub>0,1A</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 50°/W when mounted on a 1 in² pad of 2 oz copper



b) 105°/W when mounted on a .04 in<sup>2</sup> pad of 2 oz copper



c) 125°/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

- 2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty Cycle < 2.0%.
- 3. See "SyncFET Schottky body diode characteristics" below.

## **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics (continued)







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

## Typical Characteristics (continued)

# SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDS6299S.




Figure 12. FDS6299S SyncFET body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 13. SyncFET body diode reverse leakage versus drain-source voltage and temperature.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-8 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SyncFET™  $FASTr^{\intercal_{M}}$ LittleFET™ Bottomless™ FPS™ QFET<sup>®</sup> TinyLogic<sup>®</sup> MICROCOUPLER™ TINYOPTO™ Build it Now™  $MicroFET^{TM}$ QSTM FRFET™ TruTranslation™ CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™ UHC™  $\mathsf{GTO}^\mathsf{TM}$  $\mathsf{UltraFET}^{\circledR}$ RapidConfigure™  $\mathsf{DOME}^\mathsf{TM}$ MSX™ HiSeC™  $\mathsf{EcoSPARK}^{\mathsf{TM}}$ RapidConnect™ UniFET™  $MSXPro^{TM}$  $I^2C^{TM}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™  $VCX^{TM}$ i-Lo™ SILENT SWITCHER® EnSigna™  $OCXPro^{TM}$ Wire™ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SMART START™ FACT™ IntelliMAX™ OPTOPLANAR™ SPM™ FACT Quiet Series™ PACMAN™ Stealth™ Across the board. Around the world.™  $POP^{TM}$ SuperFET™ The Power Franchise® Power247™ SuperSOT™-3 Programmable Active Droop™ SuperSOT™-6 PowerEdge™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I16