## Fail-Safe IC with Relay Driver and Lamp Driver

## Description

The U6809B is designed to support the fail-safe function of a safety-critical system e.g., ABS. It includes a relay driver, two independent short-circuit-protected lamp drivers which are supplied by redundant ground lines, two monitoring circuits of the lamp driver output voltage and
output current, a watchdog controlled by an external R/Cnetwork and a reset circuit initiated by an over- and undervoltage condition of the $5-\mathrm{V}$ supply providing a positive and a negative reset signal.

## Features

- Digital self-supervising watchdog with hysteresis
- Three $250-\mathrm{mA}$ output drivers
- One relay driver, two lamp drivers
- Lamp drivers with auxiliary ground
- Lamp drivers short-circuit protected
- Lamp drivers with status feedback
- Enable output
- Over-/undervoltage detection and reset
- All power outputs protected against standard transients
- All power outputs protected against 40-V load dump
- Automatically activated lamp drivers if $\mathrm{V}_{\mathrm{S}}$ is disconnected
- Automatically activated lamp drivers via AUX GND if standard ground is disconnected


## Ordering Information

| Extended Type Number | Package | Remarks |
| :---: | :---: | :---: |
| U6809B | SO20 special lead frame |  |

## Block Diagram



Figure 1.

## Pin Description



Table 1. Pining and circuit description

| Pin | Name | Type | Function | Logic |
| :---: | :---: | :---: | :---: | :---: |
| 1 | RELI | Digital input | Activation of relay driver | L: driver on <br> H: driver off |
| 2 | LA1I | Digital input | Activation of lamp 1 driver | L: driver off <br> H : driver on |
| 3 | LA2I | Digital input | Activation of lamp 2 driver | L: driver off <br> H : driver on |
| 4 | RELO | Open collector driver output | Fail-safe relay driver | Driver off: $\qquad$ driver on: L |
| 5,6 | GND | Supply | Standard ground |  |
| 7 | FBLA1 | Digital output | Feedback lamp1 | See table 2 and 3 |
| 8 | NRES | Digital output | Negative reset signal | Reset: L no reset:H |
| 9 | PRES | Digital output | Positive reset signal | Reset: H no reset:L |
| 10 | FBLA2 | Digital output | Feedback lamp 2 | See table 2 and 3 |
| 11 | OSC | Analog input | Ext. RC for watchdog timer |  |
| 12 | ENO | Open collector output | Watchdog disable output | Watchdog ok: $\qquad$ watchdog n ok: L |
| 13 | AUX GND | Supply | Auxiliary ground of lamp drivers |  |
| 14 | LA2O | Open collector driver output | Warning lamp driver | Driver off: $\qquad$ driver on: L |
| $\begin{aligned} & 15,16, \\ & 17 \end{aligned}$ | GND | Supply | Standard ground |  |
| 18 | LA1O | Open collector driver output | Warning lamp driver | Driver off: $\qquad$ driver on: L |
| 19 | VS | Supply | 5 V supply |  |
| 20 | WDI | Digital input | Watchdog trigger signal | Pulse sequence |

## Detailed Block Diagram with External Components



Figure 2.

Table 2. Thruth table for lamp drivers and lamp feedback

| Inputs |  |  | Outputs |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Lamp (I) | Lamp Voltage | Lamp Current | Lamp Driver Current | Lamp <br> Current | Feedback Lamp |  |
| 0 | 1 | 0 | off | off | 1 | Output ok or open (internal pull up) or shorted to $\mathrm{V}_{\text {Batt }}$ |
| 0 | 1 | 1 | on | off | 1 | Output shorted to $\mathrm{V}_{\text {Batt }}$ and faulty input level |
| 0 | 0 | 1 | on | on | 0 | Internal driver activated caused by internal failure |
| 0 | 0 | 0 | off | on | 0 | Output shorted to GND |
| 1 | 0 | 1 | on | on | 0 | Output ok |
| 1 | 1 | 1 | on | off | 1 | Output shorted to $\mathrm{V}_{\text {Batt }}$ |
| 1 | 1 | 0 | off | off | 1 | Internal driver deactivated caused by internal failure or thermal shutdown |
| 1 | 0 | 0 | off | on/off | 1 | Output shorted to GND or open |

Explanation:
Lamp voltage is logic 1 if output voltage $>$ threshold voltage detection
Lamp voltage is logic 0 if output voltage $<$ threshold voltage detection
Lamp current is logic 1 if output current $>$ threshold current detection
Lamp current is logic 0 if output current $<$ threshold current detection

Table 3. Table of fault detection

| Condition | Feedback Lamp |  |
| :---: | :---: | :---: |
|  | Lamp Input is 0 (Lamp off) | Lamp Input is 1 (Lamp on) |
| Normal operation | 1 | 0 |
| Lamp output shorted to GND | 0 (= detection) | 1 (= detection) |
| Lamp output shorted to VBat | 1 (= no detection) | 1 (= detection) |
| Lamp output open | 1 (= no detection) | 1 (= detection) |
| Feedback shorted to GND | 0 (= detection) | 0 (= no detection) |
| Feedback shorted to Vs | 1 (= no detection) | 1 (= detection) |
| Lamp input shorted to GND | 1 (= no detection) | 1 (= detection) |
| Lamp input shorted to Vs | 0 (= detection) | 0 (= no detection) |

## Fail-Safe Functions

A fail-safe IC has to maintain its monitoring function even if there is a fault condition at one of the pins (e.g. short circuit). This ensures that a microcontroller system would not be brought into a critical status. A critical status
is reached if the system is not able to actuate a warning lamp and switch off the relay. The following table shows fault conditions for different pins during which the IC still works as a fail-safe device.

Table 4. Table of fault conditions

| Pin | Function | Short to Vs | Short to VBat | Short to GND | Open Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LA2O | Short-circuit proof driver for warning lamp | LA2O partly on | LA2O off | LA2O on | LA2O off |
| LA2I | Digital input to activate warning lamp | LA2O on | LA2O on | LA2O off | LA2O on |
| FBLA2 | Digital feedback of warning lamp | Faulty feedback | Faulty feedback | Faulty feedback | Faulty feedback |
| LA1O | Short-circuit proof driver for warning lamp | LA1O partly on | LA1O off | LA1O on | LA1O off |
| LA1I | Digital input to activate warning lamp | LA1O on | LA1O on | LA1O off | LA1O on |
| FBLA1 | Digital feedback of warning lamp | Faulty feedback | Faulty feedback | Faulty feedback | Faulty feedback |
| RELI | Digital input to activate the failsafe relay | Relay off | Relay off | Relay on | Relay off |
| WDI | Watchdog trigger input | Watchdog reset | Watchdog reset | Watchdog reset | Watchdog reset |
| OSC | Capacitor and resistor of watchdog | Watchdog reset | Watchdog reset | Watchdog reset | Watchdog reset |

## Description of the Watchdog

## Abstract

The microcontroller is monitored by a digital window watchdog which accepts an incomming trigger signal of
a constant frequency for correct operation. The frequency of the trigger signal can be varied in a broad range as the watchdog's time window is determined by external R/C components.

The following description refers to the block diagram (Fig. 2)


Figure 3. Watchdog block diagram

## WDI Input (Pin 20)

The microcontroller has to provide a trigger signal with the frequency $\mathrm{f}_{\text {WDI }}$ which is fed to the WDI input. A positive edge of $\mathrm{f}_{\text {WDI }}$ detected by a slope detector resets the binary counter and clocks the up/down counter additionally. The latter one counts only from 0 to 3 or reverse. Each correct trigger increments the up/down counter by 1 , each wrong trigger decrements it by 1 . As soon as the counter reaches status 3 the RS flip-flop is set; see Fig. 4 (Watchdog state diagram). A missing incoming trigger signal is detected after 250 clocks of the internal watchdog frequency $\mathrm{f}_{\mathrm{RC}}$ (see WD-OK output) and resets the up-/down counter directly.

## RCOSC Input

With an external R/C circuitry the IC generates a time base (frequency $\mathrm{f}_{\mathrm{RC}}$ ) independent from the microcontroller. The watchdog's time window refers to a frequency of

$$
\mathrm{f}_{\mathrm{RC}}=100 \times \mathrm{f}_{\mathrm{WDI}}
$$

## Reset Input

During power-on and under-/overvoltage detection a reset signal is fed to this pin. It resets the watchdog timer and sets the initial state.

During power on and under/overvoltage detection a reset signal is fed to this pin. It resets the watchdog timer and sets the initial state.

## WD - OK Output

After the up/down counter is incremented to status 3 (see Fig. 4, WD state diagram) the RS flip-flop is set and the WD-OK output becomes logic " 1 ". This information is available for the microcontroller at the open collector output ENO. If on the other hand the up/down counter is decremented to 0 the RS flip flop is reset, the WD OK output and the ENO output are disabled. The WD OK output also controls a dual MUX stage which shifts the time window by one clock after a successful trigger thus forming a hysteresis to provide stable conditions for the evaluation of the trigger signal "good or false". The WD OK signal is also reset in the case the watchdog counter is not reset after 250 clocks (missing trigger signal).

Watchdog State Diagram


Figure 4. Watchdog state diagram

## Explanation

In each block, the first character represents the state of the counter. The second notation indicates the fault status of the counter. A fault status is indicated by an " $F$ " and a no fault status is indicated by an "NF". When the watchdog is powered up initially, the counter starts out at the $0 / \mathrm{F}$ block (initial state). "good" indicates that a pulse has been received whose width resides within the timing window. "bad" indicates that a pulse has been received whose width is either too short or too long.

## Watchdog-Window Calculation

## Example with recommended values

$\mathrm{C}_{\text {osc }}=3.3 \mathrm{nF} \quad$ (should be preferably $10 \%, \mathrm{NPO}$ )
$\mathrm{R}_{\mathrm{oSc}}=39 \mathrm{k} \Omega \quad$ (may be $5 \%, \mathrm{R}_{\text {osc }}<100 \mathrm{k} \Omega$ due to leakage current and humidity)

## RC Oscillator

$\mathrm{t}_{\text {WDC }}(\mathrm{s})=10^{-3} \times\left[\mathrm{C}_{\text {osc }}(\mathrm{nF}) \times\left[\left(0.00078 \times \mathrm{R}_{\text {osc }}(\mathrm{k} \Omega)\right)+\right.\right.$ $0.0005]]$
$\mathrm{f}_{\mathrm{WDC}}(\mathrm{Hz})=1 /\left(\mathrm{t}_{\mathrm{WDC}}\right)$

## Watchdog WDI

$\mathrm{f}_{\text {WDI }}(\mathrm{Hz})=0.01 \times \mathrm{f}_{\text {WDC }}$
$\mathrm{t}_{\mathrm{WDC}}=100 \mu \mathrm{~s} \quad \rightarrow \quad \mathrm{f}_{\mathrm{WDC}}=10 \mathrm{kHz}$
$\mathrm{f}_{\mathrm{WDI}}=100 \mathrm{~Hz} \quad \rightarrow \quad \mathrm{t}_{\mathrm{WDI}}=10 \mathrm{~ms}$

WDI pulse width for fault detection after 3 pulses:
Upper watchdog window
Minimum: $169 / \mathrm{f}_{\mathrm{WDC}}=16.9 \mathrm{~ms} \rightarrow \mathrm{f}_{\mathrm{WDC}} / 169=59.1 \mathrm{~Hz}$
Maximum: $170 / \mathrm{f}_{\mathrm{WDC}}=17.0 \mathrm{~ms} \rightarrow \mathrm{f}_{\mathrm{WDC}} / 170=58.8 \mathrm{~Hz}$
Lower watchdog window
Minimum: $79 / \mathrm{f}_{\mathrm{WDC}}=7.9 \mathrm{~ms} \rightarrow \mathrm{f}_{\mathrm{WDC}} / 79=126.6 \mathrm{~Hz}$
Maximum: $80 / \mathrm{f}_{\mathrm{WDC}}=8.0 \mathrm{~ms} \rightarrow \mathrm{f}_{\mathrm{WDC}} / 80=125.0 \mathrm{~Hz}$

WDI dropouts for immediate fault detection:
Minimum: $\quad 250 / \mathrm{f}_{\mathrm{WDC}}=25 \mathrm{~ms}$
Maximum: $\quad 251 / \mathrm{f}_{\mathrm{WDC}}=25.1 \mathrm{~ms}$

| Time/s 7 | 79/ $\mathrm{f}_{\mathrm{WDC}} \quad 8$ | C 169/ f ${ }_{\text {WDC }}$ |  | C $\quad 250 / \mathrm{f}_{\mathrm{WDC}}$ |  | 251/ f WDC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Watchdog window update rate is good |  |  |  |  |
| Update rate is too fast | Update rate is either too fast or good |  | Update rate is either too slow or good | Update rate is too slow | Update rate is either too slow or pulse has dropped out | Pulse has dropped out |

Figure 5. Watchdog timing diagram with tolerances

## Remark to reset delay

The duration of the over- or undervoltage pulses determines the enable- and reset output. A pulse duration shorter than the debounce time has no effect on the
outputs. A pulse longer than the debounce time results in the first reset delay. If a pulse appears during this delay, a 2nd delay time is triggered. Therefore, the total reset delay time can be longer than specified in the data sheet.

## Absolute Maximum Ratings

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage range | $\mathrm{V}_{\mathrm{S}}$ | -0.2 to 16 | V |
| AUX GND offset voltage to GND | $\mathrm{V}_{\text {AUX }}$ |  | $+/-1.5$ |
| AUX GND offset current to GND | $\mathrm{I}_{\mathrm{AUX}}$ | -600 | V |
| Power dissipation $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=125^{\circ} \mathrm{C}$ | $\mathrm{P}_{\text {tot }}$ | 700 | mA |
| Thermal resistance | $\mathrm{R}_{\text {thic }}$ | 25 | mW |
| Junction temperature | $\mathrm{T}_{\mathrm{i}}$ | 150 | $\mathrm{~K} / \mathrm{W}$ |
| Ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 to 155 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=-40$ to $+125^{\circ} \mathrm{C}$; reference pin is GND;
$\mathrm{f}_{\text {intern }}=100 \mathrm{kHz} \pm 50 \%, \mathrm{f}_{\mathrm{WDC}}=10 \mathrm{kHz} \pm 10 \% ; \mathrm{f}_{\mathrm{WDI}}=100 \mathrm{~Hz}$

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  |  |  |  |  |  |
| Operation range general |  | $\mathrm{V}_{\mathrm{S}}$ | 4.5 |  | 5.5 | V |
| Operation range reset |  | $\mathrm{V}_{\mathrm{S}}$ | 1.5 |  | 16.0 | V |
| Supply current |  |  |  |  |  |  |
| Lamp driver on, relay off | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Lamp driver off, relay on | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Lamp driver off, relay off | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | $\begin{aligned} & 15 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Auxiliary ground (AUX GND) |  |  |  |  |  |  |
| AUX GND offset voltage operation range | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=90^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} -1.2 \\ -0.65 \\ -0.5 \end{gathered}$ |  | $\begin{aligned} & 1.2 \\ & 1.0 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| AUX GND offset voltage to GND | $\mathrm{I}_{\text {AUX }}=-600 \mathrm{~mA}$ |  | -1.7 |  | 3.0 | V |
| Digital inputs (LA1I, LA2I, REL1 and WDI) |  |  |  |  |  |  |
| Detection low |  |  | -0.2 |  | $0.2 \times \mathrm{V}_{\mathrm{S}}$ | V |
| Detection high |  |  | $0.7 \times \mathrm{V}_{\text {S }}$ |  | $\mathrm{V}_{\mathrm{S}}+0.5 \mathrm{~V}$ | V |
| Resistance to $\mathrm{V}_{\mathrm{S}}$ |  |  | 10 |  | 40 | $\mathrm{k} \Omega$ |
| Input current low | Input voltage $=0 \mathrm{~V}$ |  | 100 |  | 550 | $\mu \mathrm{A}$ |
| Input current high | Input voltage $=\mathrm{V}_{\text {S }}$ |  | -5 |  | 5 | $\mu \mathrm{A}$ |
| Digital outputs; lamp driver feedbacks (FBLA1, FBLA2) |  |  |  |  |  |  |
| Voltage low | $\mathrm{I} \leq 1.6 \mathrm{~mA}$ |  | 0 |  | 0.5 | V |
| Voltage high | $\begin{aligned} & \mathrm{I} \leq 10 \mathrm{~A} \\ & 10 \mathrm{~A} \leq \mathrm{I} \leq 1.6 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 0.8 \times \mathrm{V}_{\mathrm{S}} \\ 0.7 \times \\ \mathrm{V}_{\mathrm{S}}+0.1 \end{gathered}$ |  | $\begin{aligned} & \mathrm{v}_{\mathrm{S}} \\ & \mathrm{~V}_{\mathrm{S}} \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Threshold voltage detection |  |  | $0.4 \times \mathrm{V}_{\text {S }}$ |  | $0.5 \times \mathrm{V}_{\mathrm{S}}$ | V |
| Threshold current detection |  |  | 10 |  | 50 | mA |
| Digital outputs (PRES and NRES) |  |  |  |  |  |  |
| Voltage high | $\mathrm{I} \leq 100 \mathrm{~A}$ |  | $\begin{gathered} 0.7 \times \\ \mathrm{V}_{\mathrm{S}}+0.1 \end{gathered}$ |  | $\mathrm{V}_{\mathrm{S}}$ | V |
| Voltage low | $\mathrm{I} \leq 1 \mathrm{~mA}$ |  | 0 |  | 0.3 | V |
| Digital output (ENO) with open collector |  |  |  |  |  |  |
| Saturation voltage low | $\mathrm{I} \leq 25 \mathrm{~mA}$ |  | 0 |  | 0.3 | V |
| Clamping voltage |  |  | 26 |  | 30 | V |
| Current limit low |  |  | 25 |  |  | mA |
| Leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{ENO}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ENO}}=16 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ENO}}=26 \mathrm{~V} \end{aligned}$ |  |  |  | $\begin{gathered} 20 \\ 100 \\ 200 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |


| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Lamp drivers (LA1O and LA2O) with integrated pull-up resistor |  |  |  |  |  |  |
| Saturation voltage | $\begin{aligned} & \mathrm{I} \leq 125 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} \\ & \mathrm{I} \leq 125 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \end{aligned}$ |  |  |  | $\begin{aligned} & 0.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Saturation voltage 250 mA requires enhanced heat sink | $\begin{aligned} & \mathrm{I} \leq 250 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} \\ & \mathrm{I} \leq 250 \mathrm{~mA} ; \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \\ & \mathrm{I} \leq 250 \mathrm{~mA} ; \text { no GND } \end{aligned}$ |  |  |  | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Maximum load current | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=90^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 180 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Clamping voltage |  |  | 26 |  | 30 | V |
| Leakage current | $\begin{aligned} & \mathrm{V}_{\text {LA1O, LA2O }}=16 \mathrm{~V} \\ & \mathrm{~V}_{\text {LA1O, LA2O }}=26 \mathrm{~V} \end{aligned}$ |  |  |  | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Threshold current limitation |  |  | 0.5 |  | 1.0 | A |
| Pull-up resistor |  |  | 2 |  | 17 | k $\Omega$ |
| Relay driver (RELO) |  |  |  |  |  |  |
| Saturation voltage | $\mathrm{I} \leq 250 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| Maximum load current | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=90^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{amb}}=125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 200 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Clamping voltage |  |  | 26 |  | 30 | V |
| Leakage current | $\begin{aligned} & \mathrm{V}_{\text {Bat }}=16 \mathrm{~V} \\ & \mathrm{~V}_{\text {Bat }}=26 \mathrm{~V} \end{aligned}$ |  |  |  | $\begin{gathered} 20 \\ 200 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Reset and $\mathrm{V}_{\text {S }}$ control |  |  |  |  |  |  |
| Lower reset level |  | $\mathrm{V}_{\mathrm{S}}$ | 4.5 |  | 4.8 | V |
| Upper reset level |  | $\mathrm{V}_{\mathrm{S}}$ | 5.2 |  | 5.5 | V |
| Hysteresis |  |  | 25 |  |  | mV |
| Reset debounce time |  |  | 120 |  | 500 | $\mu \mathrm{s}$ |
| Reset delay |  |  | 20 |  | 80 | ms |
| Watchdog timing |  |  |  |  |  |  |
| Feedback reaction time (FBLA1, FBLA2) | no fault, edge at LA1I, LA2I | $\mathrm{t}^{\text {FB }}$ | 2.56 |  | 12.8 | ms |
| Minimum lamp input toggle time for a securely feedback reaction | no fault, pulse at LA1I, LA2I |  | 10.24 |  |  | ms |
| Power-on-reset prolongation time |  | ${ }^{\text {tPOR }}$ | 34.3 |  | 103.1 | ms |
| Detection time for RC-oscillator fault | $\mathrm{V}_{\mathrm{RC}}=$ const. | $t_{\text {RCerror }}$ | 81.9 |  | 246 | ms |
| Time interval for over-/ under voltage detection |  | ${ }_{\text {t }}^{\text {, OUV }}$ | 0.16 |  | 0.64 | ms |
| Reaction time of NRES output on over-/under voltage |  | $\mathrm{t}_{\mathrm{R}, \mathrm{OUV}}$ | 0.187 |  | 0.72 | ms |
| Minimum toggle time for a securely broken ground detection |  | $\mathrm{t}_{\mathrm{P}, \mathrm{BGND}}$ | 13.3 |  |  | $\mu \mathrm{s}$ |
| Maximum reaction time for broken ground detection |  | $\mathrm{t}_{\mathrm{R}, \mathrm{BGND}}$ |  |  | 100 | $\mu \mathrm{s}$ |
| Nominal frequency for WDI | $\mathrm{f}_{\mathrm{RC}}=100 \times \mathrm{f}_{\mathrm{WDI}}$ | $\mathrm{f}_{\text {WDI }}$ | 10 |  | 500 | Hz |
| Nominal frequency for RC | $\mathrm{f}_{\mathrm{WDI}}=1 / 100 \times \mathrm{f}_{\mathrm{RC}}$ | $\mathrm{f}_{\mathrm{RC}}$ | 1 |  | 50 | kHz |


| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum pulse duration for a securely WDI input pulse detection |  | $\mathrm{t}_{\text {P,WDI }}$ | 182 |  |  | $\mu \mathrm{s}$ |
| Frequency range for a correct WDI signal |  | $\mathrm{f}_{\text {WDI }}$ | 64.7 |  | 112.5 | Hz |
| Number of incorrect WDI trigger counts for locking the outputs |  | $\mathrm{n}_{\text {lock }}$ |  | 3 |  |  |
| Number of correct WDI trigger counts for releasing the outputs |  | $\mathrm{n}_{\text {release }}$ |  | 3 |  |  |
| Detection time for a stucked WDI signal | $\mathrm{V}_{\mathrm{WDI}}=$ const. | $t_{\text {WDIerror }}$ | 24.5 |  | 25.5 | ms |
| Watchdog timing relative to $\mathbf{f r C}_{\mathbf{R}}$ |  |  |  |  |  |  |
| Minimum pulse duration for a securely WDI input pulse detection |  |  |  | 2 |  | cycles |
| Frequency range for a correct WDI signal |  |  | 80 |  | 170 | cycles |
| Hysteresis range at the WDI ok margins |  |  |  | 1 |  | cycle |
| Detection time for a stucked WDI signal | $\mathrm{V}_{\text {WDI }}=$ const. |  | 250 |  | 251 | cycles |

## Protection against transient voltages according to ISO TR 7637-3 level 4 (except pulse 5)



## Application Hints

a.) The lamp output pins LA1O and LA2O may need to be protected by external protection diodes against reversed battery (e.g. BAV 202) in order to avoid a reset during negative pulses.
b.) If pilot lamps with a wattage of $\mathrm{P}>1.2 \mathrm{~W}$ are connected external Zener diodes are mandatory.

Semiconductors

## Timing Diagrams



Figure 6. Watchdog in too fast condition


Figure 7. Watchdog in too slow condition

## U6809B



Figure 8. Overvoltage condition


Figure 9. Undervoltage condition

U6809B

## Package Information

Package SO20
Dimensions in mm
12.95
12.70



## Ozone Depleting Substances Policy Statement

It is the policy of TEMIC Semiconductor GmbH to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.
Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

## Data sheets can also be retrieved from the Internet: http://www.temic-semi.com

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany
Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 672423

