

# Nonvolatile Memory, 1024-Position Digital Potentiometers

AD5231\*

#### **FEATURES**

Nonvolatile Memory 1 Preset Maintains Wiper Settings 1024-Position Resolution Full Monotonic Operation 
10 k $\Omega$ , 50 k $\Omega$ , and 100 k $\Omega$  Terminal Resistance Permanent Memory Write-Protection 
Wiper Settings Read Back 
Linear Increment/Decrement 
Log Taper Increment/Decrement 
Push Button Increment/Decrement Compatible 
SPI Compatible Serial Interface with Readback Function 
3 V to 5 V Single Supply or  $\pm 2.5$  V Dual Supply 
28 Bytes User Nonvolatile Memory for Constant Storage 
100 Year Typical Data Retention  $T_A = 55^{\circ}C$ 

#### **APPLICATIONS**

Mechanical Potentiometer Replacement Instrumentation: Gain, Offset Adjustment Programmable Voltage to Current Conversion Programmable Filters, Delays, Time Constants Line Impedance Matching Power Supply Adjustment Low Resolution DAC Replacement

#### GENERAL DESCRIPTION

The AD5231 provides nonvolatile memory digitally controlled potentiometers<sup>2</sup> with 1024-position resolution. These devices perform the same electronic adjustment function as a mechanical potentiometer. The AD5231's versatile programming via a standard 3-wire serial interface allows 16 modes of operation and adjustment, including scratch pad programming, memory storing and retrieving, increment/decrement, log taper adjustment, wiper setting read back, and extra user-defined EEMEM.

In the scratch pad programming mode, a specific setting can be programmed directly to the RDAC<sup>2</sup> register, which sets the resistance at terminals W-A and W-B. The RDAC register can also be loaded with a value previously stored in the EEMEM<sup>1</sup> register. The value in the EEMEM can be changed or protected. When changes are made to the RDAC register, the value of the new setting can be saved into the EEMEM. Thereafter, such value will be transferred automatically to the RDAC register during system power ON. It is enabled by the internal preset strobe. EEMEM can also be retrieved through direct programming and external preset pin control.


#### NOTES

- <sup>1</sup>The terms Nonvolatile Memory and EEMEM are used interchangeably.
- <sup>2</sup>The terms Digital Potentiometer and RDAC are used interchangeably.
- \*Patent pending

#### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### FUNCTIONAL BLOCK DIAGRAM






Figure 1. R<sub>WA</sub>(D) and R<sub>WB</sub>(D) vs. Decimal Code

Other operations include linear step increment and decrement commands such that the setting in the RDAC register can be moved UP or DOWN, one step at a time. For logarithmic changes in wiper setting, a left/right bit shift command adjusts the level in  $\pm 6$  dB steps.

The AD5231 is available in thin TSSOP-16 package. All parts are guaranteed to operate over the extended industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

## **AD5231—SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS 10** k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ VERSIONS (V<sub>DD</sub> = 3 V $\pm$ 10% or 5 V $\pm$ 10% and V<sub>SS</sub> = 0 V, V<sub>A</sub> = +V<sub>DD</sub>, V<sub>B</sub> = 0 V, -40°C < T<sub>A</sub> < +85°C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE Resistor Differential Nonlinearity <sup>2</sup> Resistor Integral Nonlinearity <sup>2</sup> Nominal Resistor Tolerance Resistance Temperature Coefficient Wiper Resistance	$\begin{array}{c} \text{R-DNL} \\ \text{R-INL} \\ \Delta R_{WB} \\ \Delta R_{AB}/\Delta T \\ R_{W} \end{array}$	$\begin{split} R_{WB}, V_A &= NC,  \text{Monotonic} \\ R_{WB}, V_A &= NC \\ D &= 3 \text{FF}_H \\ I_W &= 100  \mu\text{A},  V_{DD} = 5.5  \text{V}, \\ \text{Code} &= \text{Half-Scale} \\ I_W &= 100  \mu\text{A},  V_{DD} = 3  \text{V}, \\ \text{Code} &= \text{Half-Scale} \end{split}$	-1 -0.2 -40	±1/2 600 15 50	+1.8 +0.2 +20	LSB % FS % ppm/°C Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE Resolution Differential Nonlinearity <sup>3</sup> Integral Nonlinearity <sup>3</sup> Voltage Divider Temperature Coefficient Full-Scale Error Zero-Scale Error	N DNL INL ΔV <sub>W</sub> /ΔT V <sub>WFSE</sub> V <sub>WZSE</sub>	Monotonic, $T_A = 25^{\circ}C$ Monotonic, $T_A = -40^{\circ}C$ or $+85^{\circ}C$ Code = Half-Scale Code = Full-Scale Code = Zero-Scale	10 -1 -1 -0.4 -3 0	±1/2	+1 +1.25 +0.4 0 +1.5	Bits LSB LSB % FS ppm/°C % FS % FS
RESISTOR TERMINALS Terminal Voltage Range <sup>4</sup> Capacitance <sup>5</sup> A, B  Capacitance <sup>5</sup> W  Common-Mode Leakage Current <sup>5, 6</sup>	$V_{A, B, W}$ $C_{A, B}$ $C_{W}$ $I_{CM}$	f=1 MHz, Measured to GND, Code = Half-Scale f=1 MHz, Measured to GND, Code = Half-Scale $V_W = V_{DD}/2$	V <sub>SS</sub>	50 50 0.01	V <sub>DD</sub>	V pF pF μΑ
DIGITAL INPUTS and OUTPUTS Input Logic High Input Logic Low Input Logic High Input Logic High Input Logic High Input Logic High  Input Logic High  Output Logic High (SDO, RDY) Output Logic Low Input Current Input Capacitance <sup>5</sup> Output Current <sup>5</sup>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> I <sub>IL</sub> V <sub>OH</sub> V <sub>OL</sub> I <sub>IL</sub> C <sub>IL</sub> I <sub>O1</sub> , I <sub>O2</sub>	With Respect to GND, $V_{DD} = 5 \text{ V}$ With Respect to GND, $V_{DD} = 5 \text{ V}$ With Respect to GND, $V_{DD} = 3 \text{ V}$ With Respect to GND, $V_{DD} = 3 \text{ V}$ With Respect to GND, $V_{DD} = 3 \text{ V}$ With Respect to GND, $V_{DD} = +2.5 \text{ V}$ , $V_{SS} = -2.5 \text{ V}$ With Respect to GND, $V_{DD} = +2.5 \text{ V}$ , $V_{SS} = -2.5 \text{ V}$ With Respect to GND, $V_{DD} = +2.5 \text{ V}$ , $V_{SS} = -2.5 \text{ V}$ $V_{DD} = +2.5 \text{ V}$ , $V_{SS} = -2.5 \text{ V}$ $V_{DD} = +2.5 \text{ V}$ , $V_{SS} = -2.5 \text{ V}$ $V_{DD} = 1.6 \text{ mA}$ , $V_{LOGIC} = 5 \text{ V}$ $V_{IN} = 0 \text{ V or } V_{DD}$ $V_{DD} = 5 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , $V_{A} = 25 \text{ C}$ $V_{DD} = 2.5 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , $V_{A} = 25 \text{ C}$	2.4 2.1 2.0 4.9	4 50 7	0.8 0.6 0.5 0.4 ±2.5	V V V V V V V V V µA pF mA mA
POWER SUPPLIES Single-Supply Power Range Dual-Supply Power Range Positive Supply Current Programming Mode Current Read Mode Current Read Mode Current Negative Supply Current  Power Dissipation <sup>8</sup> Power Supply Sensitivity <sup>5</sup> I <sub>O</sub> I <sub>OL</sub> DYNAMIC CHARACTERISTICS <sup>5, 9</sup> Bandwidth	V <sub>DD</sub> V <sub>DD</sub> /V <sub>SS</sub> I <sub>DD</sub> I <sub>DD(PG)</sub> I <sub>DD(XFR)</sub> I <sub>SS</sub> P <sub>DISS</sub> P <sub>SS</sub>	$V_{SS} = 0 \text{ V}$ $V_{IH} = V_{DD} \text{ or } V_{IL} = \text{GND}$ $V_{IH} = V_{DD} \text{ or } V_{IL} = \text{GND}$ $V_{IH} = V_{DD} \text{ or } V_{IL} = \text{GND}$ $V_{IH} = V_{DD} \text{ or } V_{IL} = \text{GND}$ , $V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$ $V_{IH} = V_{DD} \text{ or } V_{IL} = \text{GND}$ $\Delta V_{DD} = 5 \text{ V} \pm 10\%$ $-3 \text{ dB, } R = 10 \text{ k}\Omega/50 \text{ k}\Omega/100 \text{ k}\Omega$	2.7 ±2.25 0.3	2.7 40 3 0.5 0.018 0.002	5.5 ±2.75 10 9 10 0.05 0.01	V V μA mA mA μA mW %/%
Total Harmonic Distortion  Total Harmonic Distortion	THD <sub>W</sub>	$\begin{aligned} & V_{A} = 1 \ V_{RMS}, V_{B} = 0 \ V, f = 1 \ kHz, \\ & R_{AB} = 10 \ k\Omega \\ & V_{A} = 1 \ V_{RMS}, V_{B} = 0 \ V, f = 1 \ kHz, \\ & R_{AB} = 50 \ k\Omega, 100 \ k\Omega \end{aligned}$		0.022	•	% %

-2-REV. 0

Parameter	Symbol	Conditions	Min	$\mathbf{Typ}^1$	Max	Unit
V <sub>W</sub> Settling Time	t <sub>S</sub>	$V_A = V_{DD}$ , $V_B = 0 V$ , $V_W = 0.50\%$ Error Band, Code $000_H$ to $200_H$		1.2/3.7	7	μs
Resistor Noise Voltage	e <sub>N_WB</sub>	For $R_{AB} = 10 \text{ k}\Omega/50 \text{ k}\Omega/100 \text{ k}\Omega$ $R_{WB} = 5 \text{ k}\Omega$ , $f = 1 \text{ kHz}$		9		$nV/\sqrt{Hz}$

#### NOTES

Specifications subject to change without notice.

## ELECTRICAL CHARACTERISTICS 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ VERSIONS

( $V_{DD} = 3 \text{ V to } 5.5 \text{ V and } -40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$ , unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
INTERFACE TIMING						
CHARACTERISTICS <sup>2, 3</sup>						
Clock Cycle Time (t <sub>CYC</sub> )	t <sub>1</sub>		20			ns
CS Setup Time	$t_2$		10			ns
CLK Shutdown Time to $\overline{CS}$ Rise	t <sub>3</sub>		1			t <sub>CYC</sub>
Input Clock Pulsewidth	t <sub>4</sub> , t <sub>5</sub>	Clock Level High or Low	10			ns
Data Setup Time	t <sub>6</sub>	From Positive CLK Transition	5			ns
Data Hold Time	t <sub>7</sub>	From Positive CLK Transition	5			ns
CS to SDO-SPI Line Acquire	t <sub>8</sub>				40	ns
CS to SDO-SPI Line Release	t <sub>9</sub>				50	ns
CLK to SDO Propagation Delay <sup>4</sup>	t <sub>10</sub>	$R_P = 2.2 \text{ k}\Omega, C_L < 20 \text{ pF}$			50	ns
CLK to SDO Data Hold Time	t <sub>11</sub>	$R_{\rm P} = 2.2 \text{ k}\Omega, C_{\rm L} < 20 \text{ pF}$	0			ns
CS High Pulsewidth <sup>5</sup>	t <sub>12</sub>		10			ns
$\overline{\text{CS}}$ High to $\overline{\text{CS}}$ High <sup>5</sup>	t <sub>13</sub>		4			$t_{CYC}$
$\overline{RDY}$ Rise to $\overline{CS}$ Fall	t <sub>14</sub>		0			ns
CS Rise to RDY Fall Time	t <sub>15</sub>			0.1	0.15	ms
Read/Store to Nonvolatile EEMEM <sup>6</sup>	t <sub>16</sub>	Applies to Command $2_{\rm H}$ , $3_{\rm H}$ , $9_{\rm H}$			25	ms
CS Rise to Clock Rise/Fall Setup	t <sub>17</sub>		10			ms
Preset Pulsewidth (Asynchronous)	t <sub>PRW</sub>	Not Shown in Timing Diagram	50			ms
Preset Response Time to RDY High	t <sub>PRESP</sub>	PR Pulsed Low to Refreshed				
		Wiper Positions		70		μs
FLASH/EE MEMORY RELIABILITY						
Endurance <sup>7</sup>			100			K Cycles
Data Retention <sup>8</sup>				100		Years

#### NOTES

Specifications subject to change without notice.

REV. 0 -3-

 $<sup>^1\</sup>mathrm{Typicals}$  represent average readings at 25°C and  $V_\mathrm{DD}$  = 5 V.

<sup>&</sup>lt;sup>2</sup>Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions.  $I_W \sim 50 \ \mu A \ @V_{DD} = +2.7 \ V$  and  $I_W \sim 400 \ \mu A \ @V_{DD} = +5 \ V$  for the  $R_{AB} = 10 \ k\Omega$  version,  $I_W \sim 50 \ \mu A$  for the  $R_{AB} = 50 \ k\Omega$  and  $I_W \sim 25 \ \mu A$  for the  $R_{AB} = 100 \ k\Omega$  version. See test circuit Figure 12.

 $<sup>^3</sup>$ INL and DNL are measured at  $V_W$  with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter.  $V_A = V_{DD}$  and  $V_B = V_{SS}$ . DNL specification limits of -1 LSB minimum are Guaranteed Monotonic operating conditions. See test circuit Figure 13.

<sup>&</sup>lt;sup>4</sup>Resistor terminals A, B, and W have no limitations on polarity with respect to each other. Dual Supply Operation enables ground-referenced bipolar signal adjustment. <sup>5</sup>Guaranteed by design and not subject to production test.

<sup>&</sup>lt;sup>6</sup>Common-mode leakage current is a measure of the dc leakage from any terminal B and W to a common-mode bias level of V<sub>DD</sub>/2.

<sup>&</sup>lt;sup>7</sup>Transfer (XFR) Mode current is not continuous. Current consumed while EEMEM locations are read and transferred to the RDAC register. See TPC 19.

 $<sup>^8</sup>P_{DISS}$  is calculated from (I\_DD  $\times$  V\_DD) + (I\_SS  $\times$  V\_SS).

 $<sup>^{9}</sup>$ All dynamic characteristics use  $V_{DD}$  = +2.5 V and  $V_{SS}$  = -2.5 V.

 $<sup>^{1}</sup>$ Typicals represent average readings at 25°C and  $V_{DD}$  = 5 V.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design and not subject to production test.

 $<sup>^3</sup>$ See timing diagram for location of measured values. All input control voltages are specified with  $t_R = t_F = 2.5$  ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using both  $V_{DD} = 3$  V and 5 V.

 $<sup>^4</sup>$ Propagation delay depends on value of  $V_{DD}$ ,  $R_{PULL\ UP}$ , and  $C_L$ . See applications text.

<sup>&</sup>lt;sup>5</sup>Valid for commands that do not activate the RDY pin.

 $<sup>^6</sup>$ RDY pin low only for commands 2, 3, 8, 9, 10, and the PR hardware pulse: CMD\_8 ~ 1 μs; CMD\_9,10 ~0.12 μs; CMD\_2,3 ~20 μs. Device operation at  $T_A = -40$  °C and  $V_{DD} < +3$  V extends the save time to 35 μs.

<sup>&</sup>lt;sup>7</sup>Endurance is qualified to 100,000 cycles as per JEDEC Std. 22 method A117 and measured at  $-40\,^{\circ}$ C,  $+25\,^{\circ}$ C, and  $+85\,^{\circ}$ C; typical endurance at  $25\,^{\circ}$ C is 700,000 cycles. <sup>8</sup>Retention lifetime equivalent at junction temperature ( $T_{\rm j}$ ) =  $55\,^{\circ}$ C as per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV will derate with junction temperature as shown in Figure 20 in the Flash/EE Memory Description section of this data sheet. The AD5231 contains 9,646 transistors. Die size: 69 mil  $\times$  115 mil, 7,993 sq. mil.




Figure 2a. CPHA = 1 Timing Diagram




Figure 2b. CPHA = 0 Timing Diagram

#### ABSOLUTE MAXIMUM RATINGS1 $(T_A = 25^{\circ}C, \text{ unless otherwise noted})$ $V_{DD}$ to $V_{SS}$ ...... 7 V $V_A$ , $V_B$ , $V_W$ to GND . . . . . . . . . . $V_{SS}$ – 0.3 V, $V_{DD}$ + 0.3 V A-B, A-W, B-W Intermittent<sup>2</sup> ..... ±20 mA Digital Inputs and Output Voltage to GND ..... -0.3 V, $V_{DD} + 0.3 \text{ V}$ Operating Temperature Range<sup>3</sup> . . . . . . . . -40°C to +85°C Maximum Junction Temperature (T<sub>I</sub> Max) . . . . . . . 150°C Storage Temperature .....-65°C to +150°C Lead Temperature, Soldering

Thermal Resistance Junction-to-Ambient $\theta_{IA}$ ,
TSSOP-16 150°C/W
Thermal Resistance Junction-to-Case $\theta_{IC}$ ,
TSSOP-16 28°C/W
Package Power Dissipation = $(T_J Max - T_A)/\theta_{JA}$

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

#### **ORDERING GUIDE**

Model	$R_{AB} (k\Omega)$	Temperature Range (°C)	Package Description	Package Option	Ordering Quantity	Top Mark*
AD5231BRU10	10	-40 to +85	TSSOP-16	RU-16	96	5231B10
AD5231BRU10-REEL7	10	-40 to +85	TSSOP-16	RU-16	1,000	5231B10
AD5231BRU50	50	-40 to +85	TSSOP-16	RU-16	96	5231B50
AD5231BRU50-REEL7	50	-40 to +85	TSSOP-16	RU-16	1,000	5231B50
AD5231BRU100	100	-40 to +85	TSSOP-16	RU-16	96	5231BC
AD5231BRU100-REEL7	100	-40 to +85	TSSOP-16	RU-16	1,000	5231BC

<sup>\*</sup>Line 1 contains ADI logo symbol and the date code YYWW; line 2 contains detail model number listed in this column.

#### CAUTION\_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5231 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -5-

<sup>&</sup>lt;sup>3</sup>Includes programming of nonvolatile memory

#### PIN CONFIGURATION




#### PIN FUNCTION DESCRIPTIONS


Pin No.	Mnemonic	Description
1	01	Nonvolatile Digital Output #1. ADDR(O1) = 1 <sub>H</sub> , data bit position D0
2	CLK	Serial Input Register Clock Pin. Shifts in one bit at a time on positive clock edges.
3	SDI	Serial Data Input Pin. Shifts in one bit at a time on positive clock CLK edges. MSB loaded first.
4	SDO	Serial Data Output Pin. Open Drain Output requires external pull-up resistor. Commands 9 and 10 activate the SDO output. (See Instruction operation Truth Table, Table III.) Other commands shift out the previously loaded SDI bit pattern delayed by 24 clock pulses. This allows daisy-chain operation of multiple packages.
5	GND	Ground Pin, Logic Ground Reference
6	$V_{SS}$	Negative Supply. Connect to zero volts for single supply applications.
7	Т	Used as digital input during factory test mode. Connect to $V_{\mathrm{DD}}$ or $V_{\mathrm{SS}}$ .
8	В	B Terminal of RDAC
9	W	Wiper Terminal of RDAC. ADDR(RDAC1) = $0_{H}$ .
10	A	A Terminal of RDAC1
11	$V_{ m DD}$	Positive Power Supply Pin
12	$\overline{ m WP}$	Write Protect Pin. When active low, $\overline{WP}$ prevents any changes to the present contents except $\overline{PR}$ and cmd 1 and 8 will refresh the RDAC register from EEMEM. Execute on NOP instruction before returning to $\overline{WP}$ high.
13	PR	Hardware Override Preset Pin. Refreshes the scratch pad register with current contents of the EEMEM register. Factory default loads midscale $512_{10}$ until EEMEM loaded with a new value by the user $(\overline{PR})$ is activated at the logic high transition).
14	CS	Serial Register Chip Select Active Low. Serial register operation takes place when $\overline{\text{CS}}$ returns to logic high.
15	RDY	Ready. Active-high open drain output. Identifies completion of commands 2, 3, 8, 9, 10, and $\overline{PR}$ .
16	O2	Nonvolatile Digital Output #2. ADDR(O2) = $1_{\rm H}$ , data bit position D1.

-6- REV. 0


## **Typical Performance Characteristics—AD5231**




TPC 1. INL vs. Code,  $T_A = -40^{\circ}C$ ,  $+25^{\circ}C$ ,  $+85^{\circ}C$  Overlay,  $R_{AB} = 10~\mathrm{k}\Omega$ 




TPC 2. DNL vs. Code,  $T_A = -40^{\circ}C$ ,  $+25^{\circ}C$ ,  $+85^{\circ}C$  Overlay,  $R_{AB} = 10~k\Omega$ 




TPC 3. R-INL vs. Code,  $T_A = -40^{\circ}C$ ,  $+25^{\circ}C$ ,  $+85^{\circ}C$ Overlay,  $R_{AB} = 10 \text{ k}\Omega$ 



TPC 4. R-DNL vs. Code,  $T_A = -40^{\circ}C$ ,  $+25^{\circ}C$ ,  $+85^{\circ}C$ Overlay,  $R_{AB} = 10 \text{ k}\Omega$ 




TPC 5.  $\Delta R_{WB}/\Delta T$  vs. Code,  $R_{AB} = 10 \text{ k}\Omega$ 




TPC 6.  $\Delta R_{WB}/\Delta T$  vs. Code,  $R_{AB} = 10 \text{ k}\Omega$ 


REV. 0 -7-




TPC 7. Wiper-On Resistance vs. Code




TPC 8.  $I_{DD}$  vs. Temperature,  $R_{AB} = 10 \text{ k}\Omega$ 




TPC 9.  $I_{DD}$  vs. Clock Frequency,  $R_{AB}=10~k\Omega$ 



TPC 10. -3 Bandwidth vs. Resistance. Test Circuit in Figure 16.




TPC 11. Total Harmonic Distortion vs. Frequency




TPC 12. Gain vs. Frequency vs. Code,  $R_{AB}$  = 10 k $\Omega$ . Test Circuit in Figure 18


-8- REV. 0




TPC 13. Gain vs. Frequency vs. Code,  $R_{AB}$  = 50 k $\Omega$ . Test Circuit in Figure 18




TPC 14. Gain vs. Frequency vs. Code,  $R_{AB}$  = 100 k $\Omega$ . Test Circuit in Figure 18




TPC 15. PSRR vs. Frequency



TPC 16. Power-On Reset,  $V_{\rm DD}$  = 2.25 V, Code = 1010101010<sub>B</sub>




TPC 17. Midscale Glitch Energy, Code  $200_{\rm H}$  to  $1FF_{\rm H}$ 




TPC 18. I<sub>DD</sub> vs. Time (Save) Program Mode

REV. 0 –9–



\* SUPPLY CURRENT RETURNS TO MINIMUM POWER CONSUMPTION IF INSTRUCTION #0 (NOP) IS EXECUTED IMMEDIATELY AFTER INSTRUCTION #1 (READ EEMEM)

TPC 19. I<sub>DD</sub> vs. Time (Read) Program Mode



TPC 20. I<sub>WB\_MAX</sub> vs. Code

#### **OPERATIONAL OVERVIEW**

The AD5231 digital potentiometer is designed to operate as a true variable resistor replacement device for analog signals that remain within the terminal voltage range of  $V_{SS} < V_{TERM} < V_{DD}$ . The basic voltage range is limited to a  $|V_{DD} - V_{SS}| < 5.5 \text{ V}$ . The digital potentiometer wiper position is determined by the RDAC register contents. The RDAC register acts as a scratch pad register allowing as many value changes as necessary to place the potentiometer wiper in the correct position. The scratch pad register can be programmed with any position value using the standard SPI serial interface mode by loading the complete representative data word. Once a desirable position is found this value can be saved into an EEMEM register. Thereafter the wiper position will always be set at that position for any future ON-OFF-ON power supply sequence. The EEMEM save process takes approximately 25 ms, during this time the shift register is locked preventing any changes from taking place. The RDY pin indicates the completion of this EEMEM save.

There are 16 instructions that facilitate users' programming needs. Refer to Table III. The instructions are:

- 1. Do Nothing
- 2. Restore EEMEM Setting to RDAC
- 3. Save RDAC Setting to EEMEM
- 4. Save RDAC Setting or User Data to EEMEM
- 5. Decrement 6 dB
- 6. Decrement 6 dB
- 7. Decrement One Step
- 8. Decrement One Step
- 9. Reset EEMEM setting to RDAC
- 10. Read EEMEM to SDO
- 11. Read Wiper Setting to SDO
- 12. Write Data to RDAC
- 13. Increment 6 dB
- 14. Increment 6 dB
- 15. Increment One Step
- 16. Increment One Step

#### **Scratch Pad and EEMEM Programming**

The scratch pad register (RDAC register) directly controls the position of the digital potentiometer wiper. When the scratch pad register is loaded with all zeros, the wiper will be connected to the B-Terminal of the variable resistor. When the scratch pad register is loaded with midscale code (1/2 of full-scale position), the wiper will be connected to the middle of the variable resistor. And when the scratch pad is loaded with full-scale code, all ones, the wiper will connect to the A-Terminal. Since the scratch pad register is a standard logic register, there is no restriction on the number of changes allowed. The EEMEM registers have a program erase/write cycle limitation described in the Flash/EEMEM Reliability section.

#### **Basic Operation**

The basic mode of setting the variable resistor wiper position (programming the scratch pad register) is accomplished by loading the serial data input register with the command instruction #11, which includes the desired wiper position data. When the desired wiper position is found, the user would load the serial data input register with the command instruction #2, which makes a copy of the desired wiper position data into the nonvolatile EEMEM register. After 25 ms the wiper position will be permanently stored in the nonvolatile EEMEM location. Table I provides an application-programming example listing the sequence of serial data input (SDI) words and the serial data output appearing at the SDO Pin in hexadecimal format.

Table I. Set and Save RDAC Data to EEMEM Register

SDI	SDO	Action
B00100 <sub>H</sub>	$XXXXXX_H$	Loads data 100 <sub>H</sub> into RDAC register, Wiper W moves to 1/4 full-scale position.
20XXXX <sub>H</sub>	B00100 <sub>H</sub>	Saves copy of RDAC register contents into EEMEM register.

At system power ON, the scratch pad register is automatically refreshed with the value last saved in the EEMEM register. The factory preset EEMEM value is midscale but thereafter, the EEMEM value can be changed by user.

-10- REV. 0

During operation, the scratch pad (wiper) register can also be refreshed with the current content of the nonvolatile EEMEM register under hardware control by pulsing the  $\overline{PR}$  Pin without activating instruction 1 or 8. Beware that the  $\overline{PR}$  pulse first sets the wiper at midscale when brought to logic zero, and then on the positive transition to logic high, it reloads the RDAC wiper register with the contents of EEMEM. Many additional advanced programming commands are available to simplify the variable resistor adjustment process, See Table III. For example, the wiper position can be changed one step at a time by using the Increment/Decrement instruction or by 6 dB at a time with the Shift Left/Right instruction command. Once an Increment, Decrement, or Shift command has been loaded into the shift register, subsequent  $\overline{CS}$  strobes will repeat this command. This is useful for push button control applications. See the advanced control modes section following the Instruction Operation Truth Table. A serial data output SDO Pin is available for daisy-chaining and for readout of the internal register contents. The serial input data register uses a 24-bit [instruction/address/data] WORD format.

#### **EEMEM Protection**

Write protect  $(\overline{WP})$  disables any changes of the scratch pad register contents regardless of the software commands, except that the EEMEM setting can be refreshed and overwritten  $\overline{WP}$  by using commands 1, 8, and  $\overline{PR}$  pulse. Therefore, the write-protect  $(\overline{WP})$  Pin provides a hardware EEMEM protection feature. To disable  $\overline{WP}$ , it is recommended to execute a NOP command before returning  $\overline{WP}$  to logic high.

#### Digital Input/Output Configuration

All digital inputs are ESD-protected high-input impedance that can be driven directly from most digital sources. Active at logic low,  $\overline{PR}$  and  $\overline{WP}$  must be biased to  $V_{DD}$  if they are not used. No internal pull-up resistors are present on any digital input pins. The SDO and RDY Pins are open-drain digital outputs where pull-up resistors are needed only if using these functions. A resistor value in the range of 1 k $\Omega$  to 10 k $\Omega$  is a proper choice which balances the power and switching speed trade off.

The equivalent serial data input and output logic is shown in Figure 3. The open drain output SDO is disabled whenever chip select  $\overline{CS}$  is logic high. ESD protection of the digital inputs is shown in Figures 4a and 4b.




Figure 3. Equivalent Digital Input-Output Logic




Figure 4a. Equivalent ESD Digital Input Protection




Figure 4b. Equivalent WP Input Protection

#### Serial Data Interface

The AD5231 contains a four-wire SPI compatible digital interface (SDI, SDO,  $\overline{\text{CS}}$ , and CLK). The AD5231 uses a 24-bit serial data word loaded MSB first. The format of the SPI compatible word is shown in Table II. The chip select  $\overline{\text{CS}}$  Pin needs to be held low until the complete data word is loaded into the SDI Pin. When  $\overline{\text{CS}}$  returns high the serial data word is decoded according to the instructions in Table III. The Command Bits (Cx) control the operation of the digital potentiometer. The Address Bits (Ax) determine which register is activated. The Data Bits (Dx) are the values that are loaded into the decoded register. Table V provides an address map of the EEMEM locations. The last instruction executed prior to a period of no programming activity should be the No Operation (NOP) instruction. This will place the internal logic circuitry in a minimum power dissipation state.

The SPI interface can be used in two slave modes CPHA = 1, CPOL = 1 and CPHA = 0, CPOL = 0. CPHA and CPOL refer to the control bits, that dictate SPI timing in these MicroConverters® and microprocessors: ADuC812/ADuC824, M68HC11, and MC68HC16R1/916R1.

#### **Daisy-Chain Operation**

The Serial Data Output Pin (SDO) serves two purposes. It can be used to readout the contents of the wiper setting and EEMEM values using instructions 10 and 9, respectively. The remaining instructions (#0–#8, #11–#15) are valid for daisy-chaining multiple devices in simultaneous operations. Daisy-chaining minimizes the number of port pins required from the controlling IC (see Figure 5). The SDO Pin contains an open drain N-Ch FET that requires a pull-up resistor, if this function is used. As shown in Figure 5, users need to tie the SDO Pin of one package to the

MicroConverter is a registered trademark of Analog Devices Inc.

REV. 0 –11–

SDI Pin of the next package. Users may need to increase the clock period because the pull-up resistor and the capacitive loading at the SDO-SDI interface may require additional time delay between subsequent packages. When two AD5231s are daisy-chained, 48 bits of data are required. The first 24 bits go to U2 and the second 24 bits go to U1. The 24 bits are formatted to contain the 4-bit instruction, followed by the 4-bit address, 6-bit don't care, then the 10 bits of data. (The don't care can be used to store user information. See section Using Additional Internal Nonvolatile EEMEM). The  $\overline{\text{CS}}$  should be kept low until all 48 bits are clocked into their respective serial registers. The  $\overline{\text{CS}}$  is then pulled high to complete the operation.




Figure 5. Daisy Chain Configuration using SDO

#### **Terminal Voltage Operation Range**

The AD5231 positive  $V_{\rm DD}$  and negative  $V_{\rm SS}$  power supply defines the boundary conditions for proper 3 terminal digital potentiometer operation. Supply signals present on terminals A, B, and W that exceed  $V_{\rm DD}$  or  $V_{\rm SS}$  will be clamped by the internal forward biased diodes (see Figure 6).

The ground pin of the AD5231 device is primarily used as a digital ground reference, which needs to be tied to the PCB's common ground. The digital input control signals to the AD5231 must be referenced to the device ground pin (GND), and satisfy the logic level defined in the specification table of this data sheet. An internal level-shift circuit ensures that the common-mode voltage range of the three terminals extends from  $V_{SS}$  to  $V_{DD}$ , regardless of the digital input level.




Figure 6. Maximum Terminal Voltages Set by  $V_{DD}$  and  $V_{SS}$ 

#### Power-Up Sequence

Since there are diodes to limit the voltage compliance at terminals A, B, and W (see Figure 6), it is important to power  $V_{\rm DD}/V_{\rm SS}$  first before applying any voltage to terminals A, B, and W. Otherwise, the diode will be forward-biased such that  $V_{\rm DD}/V_{\rm SS}$  will be powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND,  $V_{\rm DD}$ ,  $V_{\rm SS}$ , Digital Inputs, and V A/B/W. The order of powering  $V_{\rm A}$ ,  $V_{\rm B}$ ,  $V_{\rm W}$ , and digital inputs are not important as long as they are powered after  $V_{\rm DD}/V_{\rm SS}$ .

Regardless of the power-up sequence and the ramp rates of the power supplies, once  $V_{DD}/V_{SS}$  are powered, the power-on reset remains effective, which retrieves EEMEM saved value to RDAC register.

#### **Latched Digital Outputs**

A pair of digital outputs, O1 and O2, is available on the AD5231 that provide a nonvolatile logic 0 or logic 1 setting. O1 and O2 are standard CMOS logic outputs (shown in Figure 7). These outputs are ideal to replace functions often provided by DIP switches. In addition, they can be used to drive other standard CMOS logic controlled parts that need an occasional setting change.




Figure 7. Logic Outputs O1 and O2

-12- REV. 0

Table II. AD5231 24-Bit Serial Data Word

	MS	B Instruction Byte 0 Data Byte 1							Data Byte 0						LSB									
RDAC	C3	C2	C1	C0	U	0	0	A0		X	X	X	X	X	l		l	D6	l	l	l	l	l	
EEMEM	C3	C2	C1	Co	A3	A2	A1	A0	D 15	D 14	D 13	D 12	D 11	D 10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Command bits are C0 to C3. Address bits are A3 to A0. Data bits D0 to D9 are applicable to RDAC; D0 to D15 are applicable to EEMEM. Command instruction codes are defined in Table III.

Table III. Instruction/Operation Truth Table 1, 2, 3

Instruction   Number   C3 C2 C1 C0 A3 A2 A1 A0   B15 B8   B7 B0   D7 D0   D9   D9   D9   D7 D0   D9   D9   D9   D9   D9   D9   D9				z iii. iiisti uction,		
1       0       0       0       1       0       0       A0       X ••• X X       X ••• X X       Write content of EEMEM to RDAC Regis This command leaves device in the Read I gram power state. To return part to the idistate, perform NOP instruction #0. See Table X         2       0       0       1       0       0       0       0       A0       X ••• X       X ••• X       SAVE WIPER SETTING: Write contents RDAC to EEMEM. See Table X         3 <sup>4</sup> 0       0       1       1       A3 A2 A1 A0       D15 ••• D8       D7 ••• D0       Write contents of Serial Register Data Byte and 1 (total 16-bit) to EEMEM(ADDR). See Table XIII         4 <sup>5</sup> 0       1       0       0       0       A0       X ••• X       X ••• X       Decrement 6 dB: Right Shift contents of RDAC, stops at all "Zeros."         5 <sup>5</sup> 0       1       0       0       0       A0       X ••• X       X ••• X       Same as instruction 4         6 <sup>5</sup> 0       1       1       0       0       0       A0       X ••• X       X ••• X       Same as instruction 6		Operation	B7 ••• B0	B15 •••• B8	B23 •••• B16	
2	d Pro- idle	Write content of EEMEM to RDAC Regi This command leaves device in the Read I gram power state. To return part to the id				
3 <sup>4</sup> 0 0 1 1 A3 A2 A1 A0       D15 ··· D8       D7 ··· D0       Write contents of Serial Register Data Byt and 1 (total 16-bit) to EEMEM(ADDR). See Table XIII         4 <sup>5</sup> 0 1 0 0 0 0 0 A0       X ··· X X       X ··· X       Decrement 6 dB: Right Shift contents of RDAC, stops at all "Zeros."         5 <sup>5</sup> 0 1 0 1 X X X X X       X ··· X X       X ··· X X       Same as instruction 4         6 <sup>5</sup> 0 1 1 0 0 0 0 A0       X ··· X X       X ··· X X       Decrement content of RDAC Register by "Contents of RDAC R		SAVE WIPER SETTING: Write contents	X ••• X	X ••• X X	0 0 1 0 0 0 0 A0	2
5 <sup>5</sup> 0 1 0 1 X X X X X X X X X X X X X X X X		Write contents of Serial Register Data Byt and 1 (total 16-bit) to EEMEM(ADDR).	D7 ••• D0	D15 ••• D8	0 0 1 1 A3 A2 A1 A0	$3^4$
55 0 1 0 1 X X X X X X X X X X X X X X X	f		X ••• X	X ••• X X	0 1 0 0 0 0 0 A0	$4^5$
6 <sup>5</sup> 0 1 1 0 0 0 0 A0 X ··· X X Decrement content of RDAC Register by "Control of Stops at all "Zeros." 7 <sup>5</sup> 0 1 1 1 X X X X X X ··· X X Same as instruction 6			X ••• X	X ••• X X	0 1 0 1 X X X X	5 <sup>5</sup>
7 <sup>5</sup> 0 1 1 1 X X X X X X X X Same as instruction 6	"One,"	Decrement content of RDAC Register by "0		X ••• X X		6 <sup>5</sup>
		_	X ••• X	X ••• X X	0 1 1 1 X X X X	$7^{5}$
EEMEM previously saved value.	nding	RESET: Load RDAC with its correspond	X ••• X	X ••• X X	1 0 0 0 X X X X	8
9 1 0 0 1 A3 A2 A1 A0 X ••• X X Write content of EEMEM(ADDR) to Seri Register Data Bytes 0 and 1. SDO activate See Table XIV		Register Data Bytes 0 and 1. SDO activate	X ••• X	X ••• X X	1 0 0 1 A3 A2 A1 A0	9
10 1 0 1 0 0 0 0 A0 X ··· X X Write content of RDAC to Serial Register Bytes 0 and 1. SDO activated. See Table X			X ••• X	X ••• X X	1 0 1 0 0 0 0 A0	10
11		Write content of Serial Register Data Byte and 1 (total 10-bit) to RDAC Register.	D7 ••• D0	X ••• D9, D8	1 0 1 1 0 0 0 A0	11
12 <sup>5</sup>	DAC,		X ••• X	X ••• X X	1 1 0 0 0 0 0 A0	12 <sup>5</sup>
13 <sup>5</sup>			X ••• X	X ••• X X	1 1 0 1 X X X X	13 <sup>5</sup>
14 <sup>5</sup>	"One,"	Increment content of RDAC Register by "			1 1 1 0 0 0 0 A0	14 <sup>5</sup>
15 <sup>5</sup>		Same as instruction 14	X ••• X	X ••• X X	1 1 1 1 X X X X	15 <sup>5</sup>

#### NOTES

REV. 0 -13-

<sup>&</sup>lt;sup>1</sup>The SDO output shifts out the last 24 bits of data clocked into the serial register for daisy-chain operation. Exception, any instruction following instruction #9 or #10, the selected internal register data will be present in Data Bytes 0 and 1. The instruction following #9 and #10 must also be a full 24-bit data word to completely clock out the contents of the serial register.

<sup>&</sup>lt;sup>2</sup>The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding nonvolatile EEMEM register.

 $<sup>{}^3</sup>$ Execution of the above operations takes place when the  $\overline{\text{CS}}$  strobe returns to logic high.

<sup>&</sup>lt;sup>4</sup>Instruction #3 write two data bytes (16-Bit data) to EEMEM. In the case of 0 addresses, only the last 10 bits are valid for wiper position setting.

<sup>&</sup>lt;sup>5</sup>The increment, decrement, and shift commands ignore the contents of the shift register Data Bytes 0 and 1.

#### ADVANCED CONTROL MODES

The AD5231 digital potentiometer contains a set of user programming features to address the wide applications available to these universal adjustment devices. Key programming features include:

- Scratch Pad Programming to any desirable values
- Nonvolatile memory storage of the present scratch pad RDAC register value into the EEMEM register
- Increment and Decrement instructions for RDAC wiper register
- Left and right Bit Shift of RDAC wiper register to achieve 6 dB level changes
- 28 extra bytes of user-addressable nonvolatile memory

#### **Linear Increment and Decrement Commands**

The increment and decrement commands (#14, #15, #6, #7) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to just send an increment or decrement command to the device. For increment command, executing instruction #14 with proper address will automatically move the wiper to the next resistance segment position. Instruction #15 performs the same function except address does not need to be specified.

#### Logarithmic Taper Mode Adjustment (±6 dB/step)

Four programming instructions produce logarithmic taper increment and decrement wiper. These settings are activated by the 6 dB increment and 6 dB decrement instructions #12, #13, #4, and #5, respectively. For example, starting at zero scale, executing 11 times the increment instruction #12 will move the wiper in +6 dB per step from the 0% to full scale  $R_{AB}$ . The +6 dB increment instruction doubles the value of the RDAC register content each time the command is executed. When the wiper position is near the maximum setting, the last +6 dB increment instruction will cause the wiper to go to the full-scale 1023 code position. Further +6 dB per increment instruction will no longer change the wiper position beyond its full scale.

6 dB step increment and decrement are achieved by shifting the bit internally to the left and right, respectively. The following information explains the nonideal  $\pm 6$  dB step adjustment at certain conditions. Table IV illustrates the operation of the shifting function on the RDAC register data bits. Each line going down the table represents a successive shift operation. Note that the left shift #12 and #13 commands were modified such that if the data in the RDAC register is equal to zero, and the data is left shifted, the RDAC register is then set to code 1. Similarly, if the data in the RDAC register is greater than or equal to midscale, and the data is left shifted, then the data in the RDAC register is automatically set to full-scale. This makes the left shift function as ideal a logarithmic adjustment as possible.

The right shift #4 and #5 commands will be ideal only if the LSB is zero (i.e., ideal logarithmic—no error). If the LSB is a 1, the right shift function generates a linear half LSB error, which translates to a numbers of bits dependent logarithmic error as shown in Figure 8. The plot shows the error of the odd numbers of bits for AD5231.

Table IV. Detail Left and Right Shift Functions for 6 dB Step Increment and Decrement

	Left Shift	Right Shift
	00 0000 0000	11 1111 1111
	00 0000 0001	01 1111 1111
Left Shift	00 0000 0010	00 1111 1111
(+6 dB/step)	00 0000 0100	00 0111 1111
(+0 ub/step)	00 0000 1000	00 0011 1111
	00 0001 0000	00 0001 1111
	00 0010 0000	00 0000 1111
	00 0100 0000	00 0000 0111
	00 1000 0000	00 0000 0011
	01 0000 0000	00 0000 0001
	10 0000 0000	00 0000 0000
▼	11 1111 1111	00 0000 0000
	11 1111 1111	00 0000 0000

Actual conformance to a logarithmic curve between the data contents in the RDAC register and the wiper position for each Right Shift #4 and #5 command execution contains an error only for odd numbers of bits. Even numbers of bits are ideal. The graph in Figure 8 shows plots of Log\_Error [i.e.,  $20 \times \log_{10}$  (error/code)] AD5231. For example, code 3 Log\_Error =  $20 \times \log_{10}$  (0.5/3) = -15.56 dB, which is the worst case. The plot of Log\_Error is more significant at the lower codes.




Figure 8. Plot of Log\_Error Conformance for Odd Numbers of Bits Only (Even Numbers of Bits are Ideal)

#### Using Additional Internal Nonvolatile EEMEM

The AD5231 contains additional internal user storage registers (EEMEM) for saving constants and other 16-bit data. Table V provides an address map of the internal storage registers shown in the functional block diagram as EEMEM1, EEMEM2, and 28 bytes (14 addresses  $\times$  2 bytes each) of User EEMEM.

Table V. EEMEM Address Map

Address	EEMEM For
0000	RDAC <sup>1, 2</sup>
0001	O1 and O2 <sup>3</sup>
0010	USER1 <sup>4</sup>
0011	USER2
:	:
1110	USER13
1111	USER14

#### NOTES

<sup>1</sup>RDAC data stored in EEMEM location is transferred to the RDAC Register at Power ON, or when instructions #1, #8, and \$\overline{PR}\$ are executed.

<sup>2</sup>Execution of instruction #1 leaves the device in the Read Mode power consumption state. After the last instruction #1 is executed, the user should perform a NOP, instruction #0 to return the device to the low power idling state.

<sup>3</sup>O1 and O2 data stored in EEMEM locations are transferred to their corresponding Digital Register at Power ON, or when instructions #1 and #8 are executed.

<sup>4</sup>USER <data> are internal nonvolatile EEMEM registers available to store and retrieve constants and other 16-bit information using #3 and #9, respectively.

#### **RDAC STRUCTURE**

The patent pending RDAC contains multiple strings of equal resistor segments, with an array of analog switches, that act as the wiper connection. The number of positions is the resolution of the device. The AD5231 has 1024 connection points allowing it to provide better than 0.1% set-ability resolution. Figure 9 shows an equivalent structure of the connections between the three terminals of the RDAC. The SWA and SWB will always be ON, while one of the switches SW(0) to SW(2^N-1) will be ON one at a time depending on the resistance position decoded from the data bits. Since the switch is not ideal, there is a 15  $\Omega$  wiper resistance,  $R_{\rm W}$ . Wiper resistance is a function of supply voltage and temperature. The lower the supply voltage, or the higher the temperature, the higher the resulting wiper resistance. Users should be aware of the wiper resistance dynamics if accurate prediction of the output resistance is needed.




Figure 9. Equivalent RDAC Structure (Patent Pending)

Table VI. Nominal Individual Segment Resistor (R<sub>S</sub>)

Device	10 kΩ	50 kΩ	100 kΩ
Resolution	Version	Version	Version
10-Bit	9.8 Ω	48.8 Ω	97.6 Ω

## PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between terminals A-and-B,  $R_{AB}$  is available with 10 k $\Omega$ , 50 k $\Omega$ , and 100 k $\Omega$  with 1024 positions (10-bit resolution). The final digit(s) of the part number determine the nominal resistance value, e.g., 10 k $\Omega$  = 10; 50 k $\Omega$  = 50; 100 k $\Omega$  = C.

The 10-bit data word in the RDAC latch is decoded to select one of the 1024 possible settings. The following discussion describes the calculation of resistance  $R_{WB}$  at different codes of a 10 k $\Omega$ 

part. For  $V_{DD}$  = 5 V, the wiper first connection starts at the B terminal for data  $000_H$ .  $R_{WB}(0)$  is 15  $\Omega$  because of the wiper resistance and it is independent of the nominal resistance. The second connection is the first tap point where  $R_{WB}(1)$  becomes 9.7  $\Omega$  + 15  $\Omega$  = 27.4  $\Omega$  for data  $001_H$ . The third connection is the next tap point representing  $R_{WB}(2)$  = 19.4 + 15 = 34.4  $\Omega$  for data  $002_H$  and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at  $R_{WB}(1023)$  = 10005  $\Omega$ . See Figure 9 for a simplified diagram of the equivalent RDAC circuit. When  $R_{WB}$  is used, the A–terminal can be left floating or tied to the wiper.




Figure 10.  $R_{WA}(D)$  and  $R_{WB}(D)$  vs. Decimal Code

The general equation, which determines the programmed output resistance between W and B, is:

$$R_{WB}(D) = \frac{D}{1024} \times R_{AB} + R_{W} \tag{1}$$

Where D is the decimal equivalent of the data contained in the RDAC register,  $R_{AB}$  is the Nominal Resistance between terminals A-and-B, and  $R_{W}$  is the wiper resistance.

For example, the following output resistance values will be set for the following RDAC latch codes with  $V_{DD}$  = 5 V (applies to  $R_{AB}$  = 10 k $\Omega$  Digital Potentiometers):

Table VII.  $R_{WB}$  at Selected Codes for  $R_{AB}$  = 10 k $\Omega$ 

D(DEC)	$\mathbf{R}_{\mathrm{WB}}(\mathbf{D})$ ( $\Omega$ )	Output State
1023	10,005 50015	Full-Scale
512	50015	MidScale
1	24.7	1 LSB
0	15	Zero-Scale (Wiper Contact Resistor)

Note that in the zero-scale condition a finite wiper resistance of 15  $\Omega$  is present. Care should be taken to limit the current flow between W and B in this state to no more than 20 mA to avoid degradation or possible destruction of the internal switches.

Like the mechanical potentiometer the RDAC replaces, the AD5231 parts are totally symmetrical. The resistance between the wiper W and terminal A also produces a digitally controlled complementary resistance  $R_{\rm WA}.$  Figure 10 shows the symmetrical programmability of the various terminal connections. When  $R_{\rm WA}$  is used, the B-terminal can be let floating or tied to the wiper. Setting the resistance value for  $R_{\rm WA}$  starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general transfer equation for this operation is:

$$R_{WA}(D) = \frac{1024 - D}{1024} \times R_{AB} + R_{W} \tag{2}$$

For example, the following output resistance values will be set for the following RDAC latch codes with  $V_{DD}$  = 5 V (applies to  $R_{AB}$  = 10 k $\Omega$  Digital Potentiometers):

Table VIII.  $R_{WA}(D)$  at Selected Codes for  $R_{AB} = 10 \text{ k}\Omega$ 

D(DEC)	$\mathbf{R}_{\mathbf{W}\mathbf{A}}(\mathbf{D})$ ( $\Omega$ )	Output State	
1023	24.7	Full-Scale	
512	5015	MidScale	
1	10005	1 LSB	
0	10015	Zero-Scale	

The typical distribution of  $R_{AB}$  from device-to device matches tightly when they are processed at the same batch. When devices are processed at different time, device-to device matching becomes process lot dependent and exhibits a -40% to +20% variation. The change in  $R_{AB}$  with temperature has a 600 ppm/°C temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer can be configured to generate an output voltage at the wiper terminal which is proportional to the input voltages applied to terminals A and B. For example connecting A-terminal to 5 V and B-terminal to ground produces an output voltage at the wiper which can be any value starting at 0 V up to 5 V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the  $2^{\rm N}$  position resolution of the potentiometer divider.

Since AD5231 can also be supplied by dual supplies, the general equation defining the output voltage at  $V_W$  with respect to ground for any given input voltages applied to terminals A and B is:

$$V_W(D) = \frac{D}{1024} \times V_{AB} + V_B \tag{3}$$

Equation 3 assumes  $V_W$  is buffered so that the effect of wiper resistance is nulled. Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Here the output voltage is dependent on the ratio of the internal resistors and not the absolute value, therefore, the drift improves to 15 ppm/°C. There is no voltage polarity restriction between terminals A, B, and W as long as the terminal voltage ( $V_{TERM}$ ) stays within  $V_{SS} < V_{TERM} < V_{DD}$ .

#### PROGRAMMING EXAMPLES

The following programming examples illustrate typical sequence of events for various features of the AD5231. Users should refer to Table III for the instructions and data word format. The Instruction numbers, addresses, and data appearing at SDI and SDO Pins are based in hexadecimal in the following examples.

Table IX. Scratch Pad Programming

SDI	SDO	Action
B00100 <sub>H</sub>	XXXXXX <sub>H</sub>	Loads data $100_{\rm H}$ into RDAC register, Wiper W moves to $1/4$ full-scale position.

Table X. Incrementing RDAC Followed by Storing the Wiper Setting to EEMEM

SDI	SDO	Action		
B00100 <sub>H</sub>	XXXXXX <sub>H</sub>	Loads data 100 <sub>H</sub> into RDAC		
		register, Wiper W moves to 1/4		
		full-scale position.		
$E0XXXX_H$	$B00100_{\mathrm{H}}$	Increments RDAC register by one		
		to 101 <sub>H</sub> .		
$E0XXXX_H$	$E0XXXX_H$	Increments RDAC register by one		
		to 102 <sub>H</sub> .		
Continue un	ntil desired wipe	r position is reached.		
$20XXXX_H$	XXXXXXH	Saves RDAC register data into		
		EEMEM.		
Optionally tie $\overline{\text{WP}}$ to GND to protect EEMEM values.				

#### Table XI. Restoring EEMEM Value to RDAC Register

EEMEM value for RDAC can be restored by Power On, or Strobing  $\overline{PR}$  pin, or Programming shown below.

SDI	SDO	Action
$10XXXX_{H}$	XXXXXX <sub>H</sub>	Restores EEMEM value to RDAC register.
$00XXXX_{H}$	10XXXX <sub>H</sub>	NOP. Recommended step to minimize power consumption.
8XXXXX <sub>H</sub>	00XXXX <sub>H</sub>	Reset EEMEM value to RDAC register.

Table XII. Using Left Shift by One to Increment +6 dB Step

SDI	SDO	Action				
COXXXX <sub>H</sub> XXXXXX <sub>H</sub>		Moves wiper to double the present data contained in RDAC register.				

Table XIII. Storing Additional User Data in EEMEM

SDI	SDO	Action		
32AAAA <sub>H</sub>	XXXXXX <sub>H</sub>	Stores data AAAA <sub>H</sub> into spare EEMEM location USER1. (Allowable to address in 14 locations with maximum 16 bits of Data.)		
335555 <sub>H</sub>	32AAAA <sub>H</sub>	Stores data $5555_{\rm H}$ into spare EEMEM location USER2. (Allowable to address in 14 locations with maximum 16 bits of Data.)		

Table XIV. Reading Back Data From Various Memory Locations

SDI	SDO	Action
92XXXX <sub>H</sub>	XXXXXX <sub>H</sub>	Prepares data read from USER1 location.
$00XXXX_{\mathrm{H}}$	92AAAA <sub>H</sub>	NOP instruction #0 sends 24-bit word out of SDO where the last 16 bits contain the contents of USER1 location. NOP command ensures device returns to idle power dissipation state.

-16- REV. 0

Table XV. Reading Back Wiper Settings

SDI	SDO	Action
B00200 <sub>H</sub> C0XXXX <sub>H</sub>	XXXXXX <sub>H</sub> B00200 <sub>H</sub>	Sets RDAC to midscale.  Doubles RDAC from midscale to full-scale. (Left shift instructions)
$A0XXXX_{H}$	C0XXXX <sub>H</sub>	Prepares reading wiper setting from RDAC register.
$XXXXXX_H$	A003FF <sub>H</sub>	Readback full-scale value from RDAC register.

#### **TEST CIRCUITS**

Figures 11 to 19 define the test conditions used in the product specifications table.




Figure 11. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 12. Potentiometer Divider Nonlinearity Error Test Circuit (INL, DNL)




Figure 13. Wiper Resistance Test Circuit




Figure 14. Power Supply Sensitivity Test Circuit (PSS, PSRR)




Figure 15. Inverting Gain Test Circuit




Figure 16. Noninverting Gain Test Circuit




Figure 17. Gain vs. Frequency Test Circuit




Figure 18. Incremental ON Resistance Test Circuit




Figure 19. Common-Mode Leakage Current Test Circuit

REV. 0 –17–

#### FLASH/EEMEM RELIABILITY

The Flash/EE Memory array on the AD5231 is fully qualified for two key Flash/EE memory characteristics, namely Flash/EE Memory Cycling Endurance and Flash/EE Memory Data Retention.

Endurance quantifies the ability of the Flash/EE memory to be cycled through many Program, Read, and Erase cycles. In real terms, a single endurance cycle is composed of four independent, sequential events. These events are defined as:

- Initial Page Erase Sequence
- Read/Verify Sequence
- Byte Program Sequence
- Second Read/Verify Sequence

During reliability qualification Flash/EE memory is cycled from  $000_{\rm H}$  to  $3{\rm FF}_{\rm H}$  until a first fail is recorded signifying the endurance limit of the on-chip Flash/EE memory.

As indicated in the specification pages of this data sheet, the AD5231 Flash/EE Memory Endurance qualification has been carried out in accordance with JEDEC Specification A117 over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. The results allow the specification of a minimum endurance figure over supply and temperature of 100,000 cycles, with an endurance figure of 700,000 cycles being typical of operation at 25°C.

Retention quantifies the ability of the Flash/EE memory to retain its programmed data over time. Again, the AD5231 has been qualified in accordance with the formal JEDEC Retention Lifetime Specification (A117) at a specific junction temperature ( $T_J = 55^{\circ}$ C). As part of this qualification procedure, the Flash/EE memory is cycled to its specified endurance limit described above, before data retention is characterized. This means that the Flash/EE memory is guaranteed to retain its data for its full specified retention lifetime every time the Flash/EE memory is reprogrammed. It should also be noted that retention lifetime, based on an activation energy of 0.6 eV, will derate with  $T_J$  as shown in Figure 20. For example, the data is retained for 100 years at 55°C operation, but reduces to 15 years at 85°C operation. Beyond such limit, the part must be reprogrammed so that the data can be restored.




Figure 20. Flash/EE Memory Data Retention

#### APPLICATIONS

#### **Bipolar Operation From Dual Supplies**

The AD5231 can be operated from dual supplies  $\pm 2.5$  V, which enables control of ground referenced ac signals or bipolar operation. AC signal, as high as  $V_{DD}/V_{SS}$ , can be applied directly across terminals A-B with output taking from terminal W. (See Figure 21 for a typical circuit connection.)




Figure 21. Bipolar Operation from Dual Supplies

#### **High Voltage Operation**

The Digital Potentiometer can be placed directly in the feedback or input path of an op amp for gain control, provided that the voltage across terminals A-B, W-A, or W-B does not exceed  $|5\ V|$ . When high voltage gain is needed, users should set a fixed gain in an op amp operated at +15 V, and let the digital potentiometer control the adjustable input. Figure 22 shows a simple implementation.




Figure 22. 15 V Voltage Span Control

#### Bipolar Programmable Gain Amplifier

There are several ways to achieve bipolar gain. Figure 23 shows one versatile implementation. Digital potentiometer U1 sets the adjustment range, the wiper voltage  $V_{\rm W2}$  can therefore be programmed between  $V_i$  and  $-KV_i$  at a given U2 setting. For linear adjustment, configure A2 as a noninverting amplifier and the transfer function becomes:

$$\frac{V_O}{V_i} = \left(1 + \frac{R2}{R1}\right) \times \left(\frac{D_2}{1024} \times (1 + K) - K\right)$$
 (4)

where

K is the ratio of  $R_{WB}/R_{WA}$  which is set by U1. D = Decimal Equivalent of the Input Code

-18- REV. 0




Figure 23. Bipolar Programmable Gain Amplifier

In the simpler (and much more usual) case where K = 1, a pair of matched resistors can replace U1. Equation 4 simplifies to:

$$\frac{V_o}{V_I} = \left(1 + \frac{R2}{R1}\right) \times \left(\frac{2D_2}{1024} - 1\right) \tag{5}$$

Table XVI shows the result of adjusting D with A2 configured as a unity gain, a gain of 2, and a gain of 10. The result is a bipolar amplifier with linearly programmable gain and 1024-step resolution.

Table XVI. Result of Bipolar Gain Amplifier

D	$\mathbf{R}1=\infty,\mathbf{R}2=0$	R1 = R2	R2 = 9 R1
0	-1	-2	-10
256	-0.5	-1	-5
512	0	0	0
768	0.5	1	5
1023	0.992	1.984	9.92

#### 10-Bit Bipolar DAC

If the circuit is changed in Figure 23 with the input taking from a voltage reference and configure A2 as a buffer, a 10-bit bipolar DAC can be realized. Compared to the conventional DAC, this circuit offers comparable resolution but not the precision because of the wiper resistance effects. Degradation of the nonlinearity and temperature coefficient are prominent near both ends of the adjustment range. On the other hand, this circuit offers a unique nonvolatile memory feature which in some cases outweigh the shortfall of nonprecision. The output of this circuit is:

$$V_O = \left(\frac{2D_2}{1024} - 1\right) \times V_{REF} \tag{6}$$




Figure 24. 10-Bit Bipolar DAC

#### Programmable Voltage Reference

For programmable voltage divider mode operation (Figure 25) it is common to buffer the output of the digital potentiometer unless the load is much larger than the source resistance  $R_{WB}$ . In addition, the current handling of the digital potentiometer is limited by its maximum operating voltage, power dissipation, and the maximum current handling of the internal switches at a given resistance (see TPC 20). As a result, the added buffer can be used to deliver the current needed to the load as long as it is within its current handling capability.




Figure 25. Programmable Voltage Reference

#### Programmable Voltage Source with Boosted Output

For applications such as laser diode driver or turnable laser, requiring high current adjustment a boosted voltage source can be considered (see Figure 26).




Figure 26. Boosted Voltage Source

In this circuit, the inverting input of the op amp forces the V<sub>BIAS</sub> to be equal to the wiper voltage set by the digital potentiometer. The load current is then delivered by the supply via the P-Ch FET P1. The N-Ch FET N1 simplifies the op amp driving requirement. Resistor R1 is needed to prevent P1 for not turning off once it is on. The choice of R1 is a balance between the power loss of this resistor and the output turn off time. N1 can be any general purpose signal FET; on the other hand, P1 is driven in the saturation state and therefore its power handling must be adequate to dissipate  $(V_S - V_{BIAS}) \times I_{BIAS}$  power. This circuit can source maximum of 100 mA at 5 V supply. Higher current can be achieved with P1 in larger package. Note a single N-Ch FET can replace P1, N1, and R1 altogether. However, the output swing will be limited unless separate power supplies are used. For precision application, a voltage reference such as ADR423, ADR292, and AD1584, can be applied at the input of the digital potentiometer.

REV. 0 -19-

#### Programmable 4 mA to 20 mA Current Source

A programmable 4 mA to 20 mA current source can be implemented with the circuit shown in Figure 27.




Figure 27. Programmable 4 mA to 20 mA Current Source

REF191 is a unique low supply headroom precision reference that can deliver the 20 mA needed at 2.048 V. The load current is simply the voltage across terminals B-to-W of the digital potentiometer divided by  $R_{\rm S}$ :

$$I_L = \left(\frac{V_{REF} \times D}{R_S}\right) \tag{7}$$

The circuit is simple, but be aware that there are two issues. First, dual supply op amps are ideal because the ground potential of REF191 can swing from –2.048 V at zero scale to  $V_{\rm L}$  at full scale of the potentiometer setting. Although the circuit works under single supply, the programmable resolution of the system will be reduced. Second, the voltage compliance at  $V_{\rm L}$  is limited to 2.5 V or equivalently a 125  $\Omega$  load. Should higher voltage compliance be needed, users may consider digital potentiometers AD5260, AD5280, and AD7376. Figure 28 below shows an alternate circuit for high voltage compliance.

#### **Programmable Bidirectional Current Source**

For applications that require bidirectional current control or higher voltage compliance, a Howland current pump can be a solution. If the resistors are matched, the load current is:

$$I_L = \frac{\frac{(R2A + R2B)}{R1}}{R2B} \times V_W \tag{8}$$




Figure 28. Programmable Bidirectional Current Source

R2B in theory can be made as small as needed to achieve the current needed within A2 output current driving capability. In this circuit OP2177 delivers  $\pm 5$  mA in both directions and the voltage compliance approaches 15 V. It can be shown that the output impedance is:

$$Z_{o} = \frac{R1}{\left(\frac{R1 \times R2'}{R1' \times R2} - 1\right)} \tag{9}$$

 $Z_O$  can be infinite if resistors R1 and R2 match precisely with R1 and R2A + R2B respectively. On the other hand,  $Z_O$  can be negative if the resistors are not matched. As a result, C1 and C2, in the range of 1 pF to 10 pF, are needed to prevent the oscillation.

#### **Resistance Scaling**

AD5231 offers  $10 \text{ k}\Omega$ ,  $50 \text{ k}\Omega$ , and  $100 \text{ k}\Omega$  nominal resistance. For users who need lower resistance but want to maintain the numbers of step adjustment, they can parallel multiple devices. For example, Figure 29 shows a simple scheme of paralleling two AD5231. In order to adjust half of the resistance linearly per step, users need to program both devices coherently with the same settings and tie the terminals as shown.




Figure 29. Reduce Resistance by Half with Linear Adjustment Characteristics

In voltage divider mode, a much lower resistance can be achieved by paralleling a discrete resistor as shown in Figure 30. The equivalent resistance become:

$$R_{WB_{eq}} = \frac{D}{1024} \left( R1 / / R2 \right) + R_W \tag{10}$$

$$R_{WA_{eq}} = \left(1 - \frac{D}{1024}\right) (R1//R2) + R_W \tag{11}$$




Figure 30. Lowering the Nominal Resistance

Figures 29 and 30 show that the digital potentiometers change steps linearly. On the other hand, log taper adjustment is usually preferred in applications like audio control. Figure 31 shows another way of resistance scaling. In this configuration, the smaller the R2 with respect to R1, the more the pseudo log taper characteristic behaves.

-20- REV. 0



Figure 31. Resistor Scaling with Pseudo Log Adjustment Characteristics

#### RDAC CIRCUIT SIMULATION MODEL

The internal parasitic capacitances and the external load dominates the ac characteristics of the RDACs. Configured as a potentiometer divider the -3 dB bandwidth of the AD5231BRU10 (10 k $\Omega$  resistor) measures 370 kHz at half scale. TPC 10 provides the large signal BODE plot characteristics. A parasitic simulation mode is shown in Figure 32. Listing I provides a macro model net list for the 10 k $\Omega$  RDAC:




Figure 32. RDAC Circuit Simulation Model for RDAC = 10  $k\Omega$ 

#### Listing I. Macro Model Net List for RDAC

REV. 0 –21–

#### DIGITAL POTENTIOMETER FAMILY SELECTION GUIDE


Number	Tau! 1			Resolution	Power		
of VRs per Package	Terminal Voltage Range (V)	Interface Data Control	Nominal Resistance $(k\Omega)$	(Number of Wiper Positions)	Supply Current (I <sub>DD</sub> ) (µA)	Packages	Comments
	±3, +5.5	3-Wire	10, 50	33	40	μSOIC-10	Full ac Specs, Dual Supply, Power-On Reset, Low Cost
	5.5	UP/ DOWN	10, 50, 100	128	40	PDIP, SO-8, μSOIC-8	No Rollover, Power-On Reset
	±15, +28	3-Wire	10, 50, 100, 1000	128	100	PDIP-14, SOL-16, TSSOP-14	Single 28 V or Dual ±15 V Supply Operation
	±3, +5.5	3-Wire	10, 50	256	40	μSOIC-10	Full ac Specs, Dual Supply, Power-On Reset
	5.5	3-Wire	1, 10, 50, 100	256	5	SO-8	Full ac Specs
	±5, +15	3-Wire	20, 50, 200	256	60	TSSOP-14	5 V to 15 V or ±5 V Operation, TC < 50 ppm/°C
	±3, +5.5	2-Wire	10, 100, 1000	256	50	SO-14, TSSOP-14	I <sup>2</sup> C Compatible, TC < 50 ppm/°C
	±2.75, +5.5	3-Wire	10, 50, 100	1024	20	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
2	±3, +5.5	UP/ DOWN	10, 50, 100, 1000	128	80	SO-14, TSSOP-14	No Rollover, Stereo Power-On Reset, TC < 50 ppm/°C
2	5.5	3-Wire	1, 10, 50, 100	256	5	PDIP, SO-14, TSSOP-14	Full ac Specs, nA Shutdown Current
2	±3, +5.5	3-Wire	10, 50, 100	256	40	TSSOP-14	Full ac Specs, Dual Supply, Power-On Reset, SDO
2	±2.75, +5.5	3-Wire	10, 50, 100	256	20	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
2	±2.75, +5.5	3-Wire	25, 250	1024	20	TSSOP-16	Nonvolatile Memory, Direct Program, TC < 50 ppm/°C
?	±3, +5.5	2-Wire	10, 100, 1000	256	50	SO-16, TSSOP-16	I <sup>2</sup> C Compatible, TC < 50 ppm/°C
2	±5, +15	3-Wire	20, 50, 200	256	60	TSSOP-16	5 V to 15 V or ±5 V Operation, TC < 50 ppm/°C
Ł	5.5	3-Wire	10, 100	64	5	PDIP, SOL-24, TSSOP-24	Full ac Specs, nA Shutdown Current
Ł	±2.75, +5.5	3-Wire	10, 50, 100	64	20	TSSOP-24	Nonvolatile Memory, Direct Program, I/D, ±6 dB settability
k	±3, +5.5	3-Wire	10, 50, 100	256	60	PDIP, SOL-24, TSSOP-24	Full ac Specs, Dual Supply, Power-On Reset
k	5.5	3-Wire	1, 10, 50, 100	256	5	PDIP, SOL-24, TSSOP-24	Full ac Specs, nA Shutdown Current
,	±3, +5.5	3-Wire	10, 50, 100	256	60	PDIP, SOL-24, TSSOP-24	Full AC specs, Dual Supply, Power-On Reset
		±3, +5.5  5.5  ±15, +28  ±3, +5.5  5.5  ±5, +15  ±3, +5.5  ±2.75, +5.5  ±2.75, +5.5  ±2.75, +5.5  ±2.75, +5.5  ±2.75, +5.5  ±3, +5.5  ±3, +5.5  ±3, +5.5  ±3, +5.5  ±3, +5.5  ±5, +15	\$\pmath{\p	\$\pmathrm{\pmat	±3, +5.5       3-Wire       10, 50       33         5.5       UP/DOWN       10, 50, 100       128         ±15, +28       3-Wire       10, 50, 100, 100       128         ±3, +5.5       3-Wire       10, 50       256         5.5       3-Wire       1, 10, 50, 100       256         ±5, +15       3-Wire       10, 100, 1000       256         ±2.75, +5.5       3-Wire       10, 50, 100       1024         ±3, +5.5       UP/DOWN       10, 50, 100       128         5.5       3-Wire       10, 50, 100       256         ±3, +5.5       3-Wire       10, 50, 100       256         ±3, +5.5       3-Wire       10, 50, 100       256         ±2.75, +5.5       3-Wire       10, 50, 100       256         ±2.75, +5.5       3-Wire       10, 50, 100       256         ±3, +5.5       2-Wire       10, 100, 1000       256         ±5, +15       3-Wire       20, 50, 200       256         5.5       3-Wire       10, 50, 100       64         ±2.75, +5.5       3-Wire       10, 50, 100       64         ±2.75, +5.5       3-Wire       10, 50, 100       256         5.5       3-W	\$\pmath{\p	±3, +5.5         3-Wire         10, 50         33         40         μSOIC-10           5.5         UP/DOWN         10, 50, 100         128         40         PDIP, SO-8, μSOIC-8           ±15, +28         3-Wire         10, 50, 100, 100         128         100         PDIP-14, SOIL-16, TSSOP-14           ±3, +5.5         3-Wire         10, 50         256         40         μSOIC-10           5.5         3-Wire         1, 10, 50, 100         256         5         SO-8           ±5, +15         3-Wire         10, 100, 1000         256         50         SO-14, TSSOP-14           ±2.75, +5.5         3-Wire         10, 50, 100         1024         20         TSSOP-14           ±2.75, +5.5         3-Wire         10, 50, 100         1024         20         TSSOP-14           ±3, +5.5         UP/DOWN         10, 50, 100         128         80         SO-14, TSSOP-14           ±3, +5.5         JWire         10, 50, 100         256         5         PDIP, SO-14, TSSOP-14           ±3, +5.5         JWire         10, 50, 100         256         5         PDIP, SO-14, TSSOP-14           ±3, +5.5         JWire         10, 50, 100         256         5         PDIP, SO-14, TSSOP-14

-22- REV. 0

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 16-Lead TSSOP (RU-16)



REV. 0 –23–