## SIEMENS

Quad Driver Incl. Short-Circuit Signaling
FZL 4145 D

## Bipolar IC

## Features

- Short-circuit shutdown with clock generator
- Four driver circuits for controlling power transistors
- Overload and short-circuit signaling


| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| FZL 4145 D | Q67000-H8437 | P-DIP-18-1 |

## General Description

The IC comprises four driver circuits capable of driving power transistors for high output currents. The output transistors are protected against short-circuit to ground and supply voltage. The input threshold can be adjusted between 1.5 V and 7 V . Overload or shortcircuit failure at an output will be indicated at pin SQ (signaling output).

## Functional Description

Each driver circuit has one active high driver input DI and a common enable input (ENA) (active high) is provided for all stages. The ( $Q$ ) outputs are designed to drive the output transistors. The load current is sampled via pin W. If the load current exceeds the preset value, the output stage switches off. Switching-on again is provided by the built-in clock generator. Its operation requires an external capacitor $C_{\mathrm{T}}$ at pin C . If $C_{\mathrm{T}}$ is bridged by a break-key, switching on can only be carried out by operating a key. The duty cycle of the clock generator is $1: 50$ (e.g. $40 \mu \mathrm{~s} / 2 \mathrm{~ms}$ with $C_{\mathrm{T}}=33 \mathrm{nF}$ ).
In case of overcurrent or short-circuit failure at any output stage the signaling output (SQ) will go low. In clock-governed operation (i.e. when there is automatic switching on by the clock and not by a key), SQ goes high and low at the clock rate as long as a shortcircuit or overload exists. SQ is an open-collector output.
Unused W pins must be connected to $V_{\mathrm{s}}$. Open W pins would simulate a short-circuit and activate the signaling output.



DI Driver inputs
ENA Enable input
C Clock capacitor
Q Outputs
TS Input for threshold switching W Input for output current limiter SQ Signaling output
GND Ground

## Block Diagram

The switching threshold at inputs DI and ENA can be adjusted between 1.5 V and 7 V via connection TS:

$$
\begin{array}{ll}
V_{\mathrm{TS}}=0 \mathrm{~V} ; & \text { input threshold }=1.5 \mathrm{~V} \text { (for } 5 \mathrm{~V} \text { logic) } \\
V_{\mathrm{TS}}=0 \text { to } 5 \mathrm{~V} ; & \text { input threshold }=V_{\mathrm{TS}}+1.5 \mathrm{~V} \\
V_{\mathrm{TS}}=V_{\mathrm{S}}: & \text { input threshold }=7 \mathrm{~V} \text { (for } 12 / 15 \mathrm{~V} \text { and } 24 / 28 \mathrm{~V} \text { logic) }
\end{array}
$$

If the output is disabled due to the logic states of inputs DI or ENA this disable is effective over the total supply voltage range between $V_{\mathrm{S}}=0 \mathrm{~V}$ and $V_{\mathrm{S}}=35 \mathrm{~V}$.
The inputs are protected with clamp diodes.

## Absolute Maximum Ratings

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Supply voltage | $V_{\mathrm{S}}$ $V_{\mathrm{S}}$ | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & 35 \\ & 45 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | 100 ms duration, 1 s interval 1) |
| Input voltage at DI and ENA | $V_{\text {DI, ENA }}$ | -0.3 | 35 | V |  |
| Voltage at TS and SQ | $V_{\text {TS, sQ }}$ | -0.3 | 45 | V |  |
| Output voltage $V_{Q}$ and voltage at C | $V_{\mathrm{Q}}, V_{\mathrm{C}}$ | $-0.3$ | $V_{\text {S }}$ | V |  |
| Voltage at W | $V_{\text {w }}$ | $V_{S}-5$ | $V_{\text {S }}$ | V | 3) |
| Input current at DI and ENA | $\begin{aligned} & I_{\mathrm{DI}, \mathrm{ENA}} \\ & I_{\mathrm{DI}, \mathrm{ENA}} \end{aligned}$ | $\begin{aligned} & -3 \\ & -6 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \text { 2) } \\ & \text { 2) } 100 \mathrm{~ms} \text { duration, } \\ & 1 \mathrm{~s} \text { interval } \\ & \text { 2) } 100 \mu \mathrm{~s} \text { duration, } \\ & 1 \mathrm{~ms} \text { interval } \end{aligned}$ |
|  | $I_{\text {DI, ENA }}$ | -6 | 5 | mA |  |
| Output current at SQ | $I_{\text {SQ }}$ |  | 8 | mA |  |
| Power dissipation of all input diodes | $P_{\text {tot }}$ |  | 50 | mW |  |
| Storage temperature | $T_{\text {stg }}$ | -65 | 125 |  |  |
| system - air | $R_{\text {th SA }}$ |  | 65 | K/W |  |
| system - case | $R_{\text {th Sc }}$ |  | 45 | K/W |  |

## Operating Range

| Supply voltage for input threshold $\begin{aligned} & 1.5 \mathrm{~V} \\ & 1.5 \mathrm{~V} \text { to } 6.5 \mathrm{~V} \\ & 7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{S}} \\ & V_{\mathrm{S}} \\ & V_{\mathrm{S}} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & V_{\text {TS }}+4.5 \\ & 10 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{TS}}=0 \mathrm{~V} \\ & V_{\mathrm{TS}}=0 \mathrm{~V} \text { to } 5 \mathrm{~V} \\ & V_{\mathrm{TS}}=V_{\mathrm{S}} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ambient temperature | $T_{\text {A }}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: ${ }^{1)} V_{\mathrm{DI}, \text { ENA }}>35 \mathrm{~V}$ requires a protective resistor before DI, ENA.
${ }^{2}{ }^{2} V_{\mathrm{DI}, \mathrm{ENA}}$ may increase to more than 35 V during current nodes.
${ }^{3)}$ Unused W connections must be connected to $V_{\mathrm{s}}$.

## Characteristics

Supply voltage $4.5 \mathrm{~V} \leq V_{\mathrm{S}} \leq 30 \mathrm{~V}$

| Parameter | Symbol | Limit Values |  |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max. |  |  |
| Supply current | $I_{\text {S }}$ |  | 6 | 8.5 | mA | $\begin{aligned} & V_{\mathrm{ENA}}=0 \mathrm{~V}, \\ & V_{\mathrm{W}}=V_{\mathrm{S}} \end{aligned}$ |
| H-input voltage at DI, ENA <br> H-input voltage at DI, ENA <br> L-input voltage at DI, ENA <br> L-input voltage at DI, ENA | $\begin{aligned} & V_{\mathrm{IH}} \\ & V_{\mathrm{IH}} \\ & V_{\mathrm{IL}} \\ & V_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & 2 \\ & 8 \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{TS}}=0 \mathrm{~V} \\ & V_{\mathrm{TS}}=V_{\mathrm{S}} \\ & V_{\mathrm{TS}}=0 \mathrm{~V} \\ & V_{\mathrm{TS}}=V_{\mathrm{S}} \end{aligned}$ |
| Input current at DI, ENA | $I_{\text {DI, ENA }}$ | 50 |  | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & 0.5 \mathrm{~V} \leq V_{\mathrm{DI}, \mathrm{ENA}} \\ & \leq 30 \mathrm{~V} \end{aligned}$ |
| L-output voltage at SQ | $V_{\text {SQL }}$ |  |  | 0.5 | V | $I_{\text {SQ }}=5 \mathrm{~mA}$ |
| Output current available ${ }^{1)}$ <br> Current from TS | $\begin{aligned} & I_{\mathrm{Q}} \\ & I_{\mathrm{Q}} \\ & -I_{\mathrm{TS}} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.7 \end{aligned}$ | $2.5$ <br> 2 | 10 | mA <br> mA <br> $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{Q}}=V_{\mathrm{S}}-1.5 \mathrm{~V} \\ & T_{\mathrm{A}}=0{ }^{\circ} \mathrm{C} \\ & V_{\mathrm{Q}}=V_{\mathrm{S}}-1.5 \mathrm{~V} \\ & V_{\mathrm{TS}}=0 \mathrm{~V} \end{aligned}$ |
| Switching threshold at W | $V_{\text {w }}$ | $V_{S}-0.6$ | $V_{S}-0.5$ | $V_{S}-0.4$ | V |  |
| Current in W <br> Current from C <br> Current in C | $\begin{aligned} & I_{\mathrm{W}} \\ & -I_{\mathrm{C}} \\ & I_{\mathrm{C}} \end{aligned}$ | $\begin{aligned} & 12 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 20 \\ & 1 \end{aligned}$ | $\begin{aligned} & 100 \\ & 34 \\ & 1.7 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA | $\begin{aligned} & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \\ & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \end{aligned}$ |
| Upper switching threshold at C <br> Lower switching threshold at C Saturation voltage at $\mathrm{T}^{2)}$ <br> H -output voltage | $\begin{aligned} & V_{\mathrm{CU}} \\ & V_{\mathrm{CL}} \\ & V_{\mathrm{QR}} \\ & \\ & V_{\mathrm{QH}} \end{aligned}$ | 1.6 <br> 0.6 $\begin{aligned} & V_{\mathrm{S}}- \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 2.1 \\ & \\ & 0.9 \\ & V_{\mathrm{S}}-0.3 \\ & \\ & V_{\mathrm{S}}- \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.2 \end{aligned}$ | V <br> V <br> V <br> V | $\begin{aligned} & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \\ & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \\ & V_{\mathrm{W}}=V_{\mathrm{S}}-2 \mathrm{~V}, \\ & I_{\mathrm{Q}}=0 \\ & V_{\mathrm{ENA}}=0 \mathrm{~V} \end{aligned}$ |

[^0]

| DI | Driver input |
| :--- | :--- |
| ENA | Enable input |
| C | Clock capacitor |
| SQ | Signaling output |
| Q | Output |
| TS | Input for threshold switching |
| W | Input for output current limiter |

## Schematic Circuit Diagram of One Stage



## Mode of Operation: Switching-ON again after Overload with Key H



[^1]
## Typical Application Circuits

The load conditions at $Q$ depend on the permissible power dissipation of the used power transistors. The pulsed power dissipation in case of a short circuit must be observed.
In order to suppress oscillations of the power stage in case of a short circuit, a capacitor $C$ at Q1 to Q4 is necessary if e.g. fast switching transistors are used.
Typical value X of $C$ : approx. 20 nF .
The output circuit 1 is suited for currents up to approx. $I_{\mathrm{Q}}=100 \mathrm{~mA}$.
The output circuit 2 and 3 are suited for currents up to approx. $I_{Q}=2 \mathrm{~A}$. A minimum power dissipation can be achieved with circuit 3.
A break key in parallel to $C_{\mathrm{T}}$ allows a manual switch-on in case of short-circuit.

$R_{\mathrm{P}}=$ Precision resistor (current measurement)
$C_{\mathrm{T}}=0.8 \times t_{\mathrm{p}}(\mathrm{nF}, \mu \mathrm{s})$
$t_{\mathrm{p}}=$ Short-circuit current pulse length
Note: Circuit 1 does not permit a capacitor between Q1 and Q4 and the collector. Circuit 2 does not permit a capacitor between Q1 and Q4 and base or emitter, respectively.
Otherwise too high current spikes would arise in case of a short circuit.


[^0]:    ${ }^{1)}$ The actual output current is typically 0.5 mA higher, a value which is required as current for the short-circuit protection. However, only the value specified above is available to drive the external output transistors.
    2) See block diagram

[^1]:    Mode of Operation: Automatic Switching-ON again after Overload

