MOTOROLA SEMICONDUCTOR **TECHNICAL DATA**

MJ8504 MJ8505

Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJ8504 and MJ8505 transistors are designed for highvoltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- · Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

75 ns Inductive Fall Time -25°C (typ) 150 ns Inductive Crossover Time -25°C (typ) 1.25 µs Inductive Storage Time -25°C (typ)

Operating Temperature Range -65 to + 200°C

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents

MAXIMUM RATINGS

MAXIMOM RATINGS				
Rating	Symbol	MJ8504	MJ8505	Unit
Collector-Emitter Voltage	VCEO	700	800	Vdc
Collector-Emitter Voltage	VCEV	1200	1400	Vdc
Emitter Base Voltage	VEB	8.0	8.0	Vdc
Collector Current — Continuous Peak (1)	I _C	10 15	10 15	Adc
Base Current — Continuous Peak (1)	I _B	8 12	8 12	Adc
Total Power Dissipation @ T _C = 25°C	PD	175 100 1.0	175 100 1.0	Watts W/OC
Operating and Storage Junction Temperature Range	TJ, T _{\$tg}	-65 to +200		°c

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	ReJC	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	ΤL	275	°C
(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 1	10%,		


10 AMPERE

NPN SILICON POWER TRANSISTORS

700 and 800 VOLTS 175 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries are given to facilitate "worst case" design.



- NOTES:

 1. D.MENS'ON'NG AND TOLERANCING PER ANSI
 Y14 5M, 1982.

 2. CONTROLLING D.MENS'ON: INCH.

 3. ALL RULES AND NOTES ASSOCIATED WITH
 REFERENCED TO 2014A OUTLINE SHALL APPLY.

	MILLIMETERS		INCHES		
DMA		MAX	MIN	MAX	
. A	-	39.37	_	1 550	
В	_	21 08		0 830	
С	6 35	8.25	0.250	0.325	
0	0.97	109	0 038	0 043	
E	1 40	177	0 055	0 070	
F	30 15 BSC		1 187 BSC		
G	10 92 BSC		0 430 BSC		
H	5 46 BSC		0 215 BSC		
	16.89 BSC		0.665 BSC		
L.K.	11 18	12 19	0 440	0 480	
a	3.84	4 19	0 151	0 165	
R	_	26 67		1 050	
U	483	5.33	0.190	0 210	
ΓV.	3 84	4 19	0 151	0 165	

STYLE 1: PIN 1. BASE 2. EMITTER CASE COLLECTOR


CASE 1-06 TO-204AA (TO-3)


3-558


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


Characteristic	Symbol	Min	Тур	Mex	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) MJ8504	VCEO(sus)	700 800	-	-	Vdc
(I _C = 100 mA, I _B = 0) MJ8505	 	800	-	ļ <u>-</u>	
Collector Cutoff Current (VCEV = Rated Value, VBE(off) = 1.5 Vdc)	CEV	-	-	0.25	mAdc
(V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)				5.0	
Collector Cutoff Current (VCE = Rated VCEV, RBE = 50Ω , TC = 100° C)	ICER	_	-	5.0	mAdc
Emitter Cutoff Current (V _{EB} = 7.0 Vdc, I _C = 0)	IEBO	_	-	1,0	mAdo
SECOND BREAKDOWN		· · · · · · · · · · · · · · · · · · ·			
Second Breakdown Collector Current with base forward biased	Is/b		See Fi	gure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA		See Fi	gure 13	
ON CHARACTERISTICS (1)	•				
DC Current Gain (Ic = 1.5 Adc, Vcg = 5.0 Vdc)	pEE	7.5	-	-	-
Collector-Emitter Saturation Voltage	VCE(sat)		İ		Vdc
(IC = 5.0 Adc, Ig = 2.0 Adc)	OLISAL!	-	l –	2.0	
(IC = 10 Adc, Ig = 4.0 Adc)	1 1	_	-	5.0	
(I _C = 5.0 Adc, I _B = 2.0 Adc, T _C = 100°C)				3.0	<u></u>
Base-Emitter Saturation Voltage	VBE(sat)				Vdc
(I _C = 5.0 Adc, I _B = 2.0 Adc)	1 1	-	-	1.5 1.5	1
(IC = 5.0 Adc, IB = 2.0 Adc, TC = 100°C)	_l,l			1.5	L
DYNAMIC CHARACTERISTICS			T	450	I -c
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	Cop	90	_	450	ρF
SWITCHING CHARACTERISTICS			<u> </u>	<u> </u>	<u> </u>
Resistive Load (Table 1)					
Delay Time	td		0.050	0.20	μ5
Rise Time (VCC = 500 Vdc, IC = 5.0 A,	tr		0.175	2.0	μѕ
Storage Time IB1 = 2.0 A, VBE(off) = 5.0 Vdc, tp = 50 μs,	ts		1,25	4.0	μs
Fall Time Duty Cycle < 2.0%)	tf		0.60	2.0	μs
Inductive Load, Clamped (Table 1)	J		1 0.00	2.0	
	tsv		1,75	5.5	μs
Storage Time $(I_C = 5.0 \text{ A(pk)}, V_{\text{clamp}} = 500 \text{ Vdc}, I_{\text{B1}} = 2.0 \text{ A},$ Crossover Time $V_{\text{RE(off)}} = 6 \text{ Vdc}, T_{\text{C}} = 100^{\circ}\text{C}$	t _c		0.400	2.0	μs
Storage Time	t _{sv}		1.25		μѕ
Conseque Time (IC = 5.0 A(pk), V _{clamp} = 500 Vdc, I _{B1} = 2.0 A,	t _C		0.150	 _	μs
Fall Time VBE(off) = 5 Vdc, TC = 25°C)	tfi		0.130	 	μs


(1) Pulse Test: PW - 300 µs, Duty Cycle < 2%.















SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS



times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% VCE(pk)

try = Voltage Rise Time, 10-90% VCE(pk)

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t_C = Crossover Time, 10% VCE(pk) to 10% IC


An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A: $P_{SWT} = 1/2 V_{CC} I_C(t_c) f$


In general, try + tfi = tc. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (to and tow) which are guaranteed at 100°C.

FIGURE 8 - PEAK REVERSE BASE CURRENT




RESISTIVE SWITCHING PERFORMANCE





3-561





3-562

SAFE OPERATING AREA INFORMATION

FIGURE 12 - FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA



FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on $T_C = 25^{o}C$; $T_{J\{pk\}}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{o}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

 $T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 - POWER DERATING



3-563

3

Ł