International Rectifier

IR2109(4)(S)

HALF-BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V
 Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- 3.3V, 5V and 15V input logic compatible
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- High side output in phase with IN input
- Logic and power ground +/- 5V offset.
- Internal 540ns dead-time, and programmable up to 5us with one external R_{DT} resistor (IR21094)
- Lower di/dt gate driver for better noise immunity
- Shut down input turns off both channels.

Description

The IR2109(4)(S) are high voltage, high speed power MOSFET and IGBT drivers with dependent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable rugge-dized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver

Product Summary

VOFFSET 600V max.


I_{O+}/- 120 mA / 250 mA

VOUT 10 - 20V

t_{on/off} (typ.) 750 & 200 ns


Dead Time 540 ns
(programmable up to 5uS for IR21094)

Packages



cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.

Typical Connection



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

| Symbol | Definition | | Min. | Max. | Units |
|---------------------|--|----------------|-----------------------|-----------------------|-------|
| V _B | High side floating absolute voltage | | -0.3 | 625 | |
| Vs | High side floating supply offset voltage | | V _B - 25 | V _B + 0.3 | |
| V _{HO} | High side floating output voltage | | V _S - 0.3 | V _B + 0.3 | |
| Vcc | Low side and logic fixed supply voltage | | -0.3 | 25 | V |
| V _{LO} | Low side output voltage | | -0.3 | V _{CC} + 0.3 | V |
| DT | Programmable dead-time pin voltage (IR21 | 094 only) | V _{SS} - 0.3 | V _{CC} + 0.3 | |
| V _{IN} | Logic input voltage (IN & SD) | | V _{SS} - 0.3 | V _{CC} + 0.3 | |
| V _{SS} | Logic ground (IR21094/IR21894 only) | | V _{CC} - 25 | V _{CC} + 0.3 | |
| dV _S /dt | Allowable offset supply voltage transient | | _ | 50 | V/ns |
| PD | Package power dissipation @ T _A ≤ +25°C | (8 Lead PDIP) | _ | 1.0 | |
| | | (8 Lead SOIC) | _ | 0.625 | |
| | | (14 lead PDIP) | _ | 1.6 | W |
| | | (14 lead SOIC) | _ | 1.0 | |
| RthJA | Thermal resistance, junction to ambient | (8 Lead PDIP) | _ | 125 | |
| | | (8 Lead SOIC) | _ | 200 | |
| | | (14 lead PDIP) | _ | 75 | °C/W |
| | | (14 lead SOIC) | _ | 120 | Ī |
| TJ | Junction temperature | | _ | 150 | |
| T _S | Storage temperature | | -50 | 150 | °C |
| TL | Lead temperature (soldering, 10 seconds) | | _ | 300 | |

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset rating are tested with all supplies biased at 15V differential.

| Symbol | Definition | Min. | Max. | Units |
|-----------------|---|---------------------|---------------------|-------|
| VB | High side floating supply absolute voltage | V _S + 10 | V _S + 20 | |
| Vs | High side floating supply offset voltage | Note 1 | 600 | |
| V _{HO} | High side floating output voltage | Vs | V _B | |
| Vcc | Low side and logic fixed supply voltage | 10 | 20 | |
| V _{LO} | Low side output voltage | 0 | Vcc | V |
| V _{IN} | Logic input voltage (IN & SD) | V _{SS} | V _{CC} | |
| DT | Programmable dead-time pin voltage (IR21094 only) | V _{SS} | V _{CC} | |
| Vss | Logic ground (IR21094 only) | -5 | 5 | 1 |
| T _A | Ambient temperature | -40 | 125 | °C |

Note 1: Logic operational for V_S of -5 to +600V. Logic state held for V_S of -5V to -V_{BS}. (Please refer to the Design Tip DT97-3 for more details).

 $\label{eq:Dynamic Electrical Characteristics} $$V_{BIAS}\left(V_{CC},V_{BS}\right) = 15V,V_{SS} = COM,\,C_L = 1000\,pF,\,T_A = 25^{\circ}C,\,DT = \,VSS\,unless\,otherwise\,specified.$


| Symbol | Definition | Min. | Тур. | Max. | Units | Test Conditions |
|----------------|--|------|------|------|-------|-----------------------------|
| ton | Turn-on propagation delay | _ | 750 | 950 | | V _S = 0V |
| toff | Turn-off propagation delay | _ | 200 | 280 | | V _S = 0V or 600V |
| tsd | Shut-down propagation delay | _ | 200 | 280 | | |
| MT | Delay matching, HS & LS turn-on/off | _ | 0 | 70 | nsec | |
| t _r | Turn-on rise time | _ | 150 | 220 | | V _S = 0V |
| tf | Turn-off fall time | _ | 50 | 80 | | V _S = 0V |
| DT | Deadtime: LO turn-off to HO turn-on(DTLO-HO) & | 400 | 540 | 680 |] | RDT= 0 |
| | HO turn-off to LO turn-on (DTHO-LO) | 4 | 5 | 6 | usec | RDT = 200k (IR21094) |
| MDT | Deadtime matching = DTLO - HO - DTHO-LO | _ | 0 | 60 | nsec | RDT=0 |
| | | _ | 0 | 600 | 11300 | RDT = 200k (IR21094) |


Static Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 15V, V_{SS} = COM, DT= V_{SS} and T_A = 25°C unless otherwise specified. The $\underline{V_{IL}}$, V_{IH} and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input leads: IN and \overline{SD} . The V_O , I_O and Ron parameters are referenced to COM and are applicable to the respective output leads: HO and LO.

| Symbol | Definition | Min. | Тур. | Max. | Units | Test Conditions |
|----------------------|--|------|------|------|-------|---------------------------------|
| V _{IH} | Logic "1" input voltage for HO & logic "0" for LO | 2.9 | _ | _ | | V _{CC} = 10V to 20V |
| V _{IL} | Logic "0" input voltage for HO & logic "1" for LO | _ | _ | 0.8 | | V _{CC} = 10V to 20V |
| V _{SD,TH+} | SD input positive going threshold | 2.9 | _ | _ | V | V _{CC} = 10V to 20V |
| V _{SD,TH} - | SD input negative going threshold | _ | _ | 0.8 | V | V _{CC} = 10V to 20V |
| VoH | High level output voltage, V _{BIAS} - V _O | _ | 0.8 | 1.4 | | I _O = 20 mA |
| V _{OL} | Low level output voltage, VO | _ | 0.3 | 0.6 | | I _O = 20 mA |
| I _{LK} | Offset supply leakage current | _ | _ | 50 | | $V_{B} = V_{S} = 600V$ |
| I _{QBS} | Quiescent V _{BS} supply current | 20 | 60 | 150 | μA | V _{IN} = 0V or 5V |
| IQCC | Quiescent V _{CC} supply current | 0.4 | 1.0 | 1.6 | mA | V _{IN} = 0V or 5V |
| | | | | | | RDT = 0 |
| I _{IN+} | Logic "1" input bias current | _ | 5 | 20 | _ | $IN = 5V, \overline{SD} = 0V$ |
| I _{IN-} | Logic "0" input bias current | - | 1 | 2 | μΑ | IN = 0V, SD = 5V |
| V _{CCUV+} | V _{CC} and V _{BS} supply undervoltage positive going | 8.0 | 8.9 | 9.8 | | |
| V _{BSUV+} | threshold | | | | | |
| V _{CCUV} - | V _{CC} and V _{BS} supply undervoltage negative going | 7.4 | 8.2 | 9.0 | | |
| V _{BSUV} - | threshold | | | | V | |
| Vссиvн | Hysteresis | 0.3 | 0.7 | _ | | |
| V _{BSUVH} | | | | | | |
| I _{O+} | Output high short circuit pulsed vurrent | 120 | 200 | _ | ^ | $V_O = 0V$, $PW \le 10 \mu s$ |
| I _{O-} | Output low short circuit pulsed current | 250 | 350 | _ | mA | V _O = 15V,PW ≤ 10 μs |

Functional Block Diagrams







Lead Definitions

| Symbol | Description |
|----------------|--|
| IN | Logic input for high and low side gate driver outputs (HO and LO), in phase with HO (referenced to COM |
| | for IR2109 and VSS for IR21094) |
| SD | Logic input for shutdown (referenced to COM for IR2109 and VSS for IR21094) |
| DT | Programmable dead-time lead, referenced to VSS. (IR21094 only) |
| VSS | Logic Ground (21094 only) |
| V _B | High side floating supply |
| НО | High side gate drive output |
| Vs | High side floating supply return |
| Vcc | Low side and logic fixed supply |
| LO | Low side gate drive output |
| СОМ | Low side return |


Lead Assignments








IR2109(4) (s)

Case Outlines









IR2109(4)(s)




Figure 1. Input/Output Timing Diagram




Figure 3. Shutdown Waveform Definitions




Figure 5. Delay Matching Waveform Definitions




Figure 2. Switching Time Waveform Definitions




Figure 4. Deadtime Waveform Definitions

International

IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

Data and specifications subject to change without notice. 5/18/2001