




Block Diagram**Pin Configuration**

- **Initialize (VINT)**

When EXT = L, VINT fall is detected and operation is started as the circuit is initialized at the VD fall position just before field I. (Initialization is completed within 100ns after the fall is detected).




- **H reset (HR)**

Reset is performed with the first fall. However reset is not done anymore unless there is a deviation of more than 2 clocks (0.98μs) to the subsequent edges.

The minimum reset pulse width is 0.98μs.

HD is reset 2.94 to 3.43μs in advance of HR input.



- **V reset (VR)**


VD is reset 3.5H in advance of VR input.



The minimum reset pulse width is 32μs.

- **LALT reset (LR)**


LALT is reset in the same phase as LR reset.

The minimum reset pulse width is 32μs.







Timing Chart H (NTSC)**Timing Chart H (PAL)**

Timing Chart V (NTSC)



Timing Chart V (PAL)



Application Circuit**NTSC (Internal mode)****PAL (Filter configuration 1, Internal mode)****PAL (Filter configuration 2, Internal mode)**

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.