131072-word × 9-bit High Speed CMOS Static RAM

HITACHI

Description


The HM629127H is an asynchronous high speed static RAM organized as 131,072-word \times 9-bit. It realizes high speed access time (20/25 ns) with employing 0.8 μ m CMOS process and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. The HM629127H is packaged in 400-mil 32/36-pin SOJ for high density surface mounting.

Features

- Single 5 V supply: $5 V \pm 10\%$
- Access time 20/25 ns (max)
- Completely static memory
 No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible All inputs and outputs
- 400-mil 36-pin SOJ package
- Center V_{CC} and V_{SS} type pinout

Ordering Information


Type No.	Access Time	Package
HM629127HJP-20 HM629127HJP-25	20 ns 25 ns	400-mil 36-pin Plastic SOJ (CP-36D)
HM629127HLJP-20 HM629127HLJP-25	20 ns 25 ns	



Pin Description

Pin name	Function
A0 – A16	Address
I/O1 – I/O9	Data input/output
CS	Chip select
WE	Write enable
ŌĒ	Output enable
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V _{SS}	V _{cc}	-0.5 to +7.0	V
Voltage on any pin relative to V _{SS}	V _T	-0.5 *1 to V _{CC} + 0.5	V
Power dissipation	P _T	1.0*2/1.5*3	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. -2.5 V for pulse width (under shoot) ≤ 10 ns

- 2. at still air condition
- 3. at air flow \geq 1.0 m/s

Function Table

CS	ŌĒ	WE	V _{cc} Current	I/O	Ref. Cycle
Н	Χ	Χ	I_{SB}, I_{SB1}	High-Z	_
L	Н	Н	I _{cc}	High-Z	_
L	L	Н	I _{cc}	Output	Read cycle
L	Х	L	I _{cc}	Input	Write cycle

Note: X: H or L

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage*2	V _{cc}	4.5	5.0	5.5	V
	$\overline{V_{\mathtt{SS}}}$	0	0	0	V
Input voltage	V _{IH}	2.2	_	V _{cc} + 0.5	V
	V _{IL}	-0.5 ^{*1}	_	0.8	V

Notes: 1. -2.0 V for pulse width (under shoot) $\leq 10 \text{ ns}$

2. The supply voltage with all $V_{\rm cc}$ pins must be on the same level. The supply voltage with all $V_{\rm ss}$ pins must be on the same level.

DC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Typ ^{⁺¹}	Max	Unit	Test Conditions		Note
Input leakage current	I _{LI}	_	_	2	μΑ	Vin = V _{SS} to V	'cc	
Output leakage current	I _{LO}	_	_	2	μΑ	$V_{I/O} = V_{SS}$ to V	cc c	
Operating power supply current	I _{cc}	_	130	180	mA	20 ns cycle	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{ lout} = 0$ mA Other inputs = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}$	
		_	100	160	mΑ	25 ns cycle		
Standby power supply current	I _{SB}	_	50	90	mA	20 ns cycle	$\overline{\text{CS}} = \text{V}_{\text{IH}},$ Other inputs = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}$	
		_	40	85	mΑ	25 ns cycle		
Standby power supply current (1)	I _{SB1}	_	_	2	mA	$V_{CC} \ge \overline{CS} \ge V$ $0 \ V \le Vin \le 0$ $V_{CC} \ge Vin \ge V$).2 V or	
	·	_	_	0.2	mΑ			L-version
Output voltage	V _{OL}	_	_	0.4	V	$I_{OL} = 8 \text{ mA}$		
	V _{OH}	2.4	_	_	V	$I_{OH} = -4 \text{ mA}$		

Note: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and not guaranteed.

Capacitance (Ta = 25° C, f = 1.0 MHz)*1

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	_	_	6	pF	Vin = 0 V
Input/output capacitance	$C_{I/O}$	_	_	8	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, unless otherwise noted.)


Test Conditions

• Input pulse levels: V_{SS} to 3.0 V

• Input rise and fall time: 3 ns

• Input and output timing reference levels: 1.5 V

• Output load: See figures




Read Cycle

 886	20	40	7H

		-20		-25			
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Read cycle time	t _{RC}	20	_	25	_	ns	
Address access time	t _{AA}	_	20	_	25	ns	
Chip select access time	t _{ACS}	_	20	_	25	ns	
Output enable to output valid	t _{OE}	_	10	_	12	ns	
Output hold from address change	t _{oh}	5	_	5	_	ns	
Chip select to output in low-Z	t _{CLZ}	3	_	3	_	ns	1
Output enable to output in low-Z	t _{OLZ}	1	_	1	_	ns	1
Chip deselect to output in high-Z	t _{CHZ}	_	7	_	7	ns	1
Output disable to output in high-Z	t _{OHZ}	_	7	_	7	ns	1

Note: 1. Transition is measured ±200 mV from steady voltage with Load (B). This parameter is sampled and not 100% tested.

Read Timing Waveform*3




Write Cycle*1

		-20		-25	-25		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{wc}	20	_	25	_	ns	
Address valid to end of write	t _{AW}	15	_	20	_	ns	
Chip select to end of write	t _{cw}	12	_	12	_	ns	
Write pulse width	t _{wP}	12	_	12	_	ns	
Address setup time	t _{AS}	0	_	0	_	ns	2
Write recovery time	t _{wR}	0	_	0	_	ns	3
Data to write time overlap	t _{DW}	10	_	10	_	ns	
Data hold from write time	t _{DH}	0	_	0	_	ns	
Write disable to output in low-Z	' t _{ow}	3	_	3	_	ns	4
Write enable to output in high-2	Z t _{whz}	_	7	_	7	ns	4

Notes: 1. A write occurs during the overlap of low \overline{CS} , low \overline{WE} .


- 2. t_{AS} is measured from the latest address transition to the later of \overline{CS} or \overline{WE} going low.
- 3. t_{wR} is measured from the earliest of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the first address transition.
- 4. Transition is measured ± 200 mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) (WE Controlled)



HITACHI

Write Timing Waveform (2) (\overline{CS} Controlled)




Low V_{cc} Data Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
V _{cc} for data retention	V_{DR}	2.0	_	_	V	$\begin{split} &V_{\text{CC}} \geq \overline{\text{CS}} \geq \\ &V_{\text{CC}} - 0.2 \text{ V}, \\ &V_{\text{CC}} \geq \text{Vin} \geq \\ &V_{\text{CC}} - 0.2 \text{ V or} \\ &0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V} \end{split}$
Data retention current	I _{CCDR}	_	2	80 ^{*1}	μΑ	
Chip deselect to data retention time	t_{CDR}	0	_	_	ns	
Operation recovery time	t _R	5	_	_	ms	

Note: 1. $V_{CC} = 3.0 \text{ V}$

Low \boldsymbol{V}_{CC} Data Retention Timing Waveform



Package Dimensions

HM629127H Series (CP-36D)

Unit: mm

