

# Audio Controllers

## ML675200/ML67Q5200 Digital Audio Controller

### Description

The Oki ML675200 and ML67Q5200 Application Specific Standard Products (ASSP) devices are targeted at the growing market for applications using the MP3 audio processing compression protocol. Available in two versions, ROM-less or Flash ROM, the ML675200 and ML67Q5200 devices incorporate an advanced dual processor core architecture featuring an ARM7TDMI™ 32-bit RISC CPU core and a Teak™ 16-bit DSP core.

The CPU-DSP architecture offers system developers both performance and flexibility. The ARM7TDMI RISC core provides 32-bit performance for application level software with access to general purpose I/O. The DSP core offers the numerical processing power dedicated to repetitive tasks such as MP3 encoding/decoding.

In addition to the two processor cores, the ML675200 and ML67Q5200 devices offer a wide variety of integrated peripherals, allowing system designers to implement a complete MP3 system requiring minimum external devices. Among these useful features are a USB 1.1 device controller, 32 Kbytes of SRAM, serial UART ports, GPIO, timers, and analog channels. Other powerful features include a 4-channel DMA controller for efficient data movement, a PLL circuit, a built-in controller for external memory, and a built-in voice Codec.

### Features

- ARM7TDMI 32-bit RISC CPU
- 30 MHz CPU frequency, 60 MHz DSP frequency
- 256 Kbyte internal Flash ROM (ML67Q5200)
- 32 Kbyte internal RAM
- Audio Codec: MP3 encoder/decoder
- Voice Codec: 4-bit ADPCM2
- 4-channel DMA controller
- 4-channel A/D converter
- USB controller (version 1.1)

### Applications


- Digital audio players (Portable MP3/WMA player, etc.)
- Educational toys
- Personal Digital Assistants (PDA)
- Home audio systems

### ML675200/Q5200 Digital Audio Controllers

| Part Number   | Clock Frequency           | Built-in Flash Size            | Packages                                     |
|---------------|---------------------------|--------------------------------|----------------------------------------------|
| ML675200-LA   | 30 MHz CPU,<br>60 MHz DSP | None<br>(External Max 1 Mbyte) | 144-pin plastic LFBGA (P-LFBGA144-1111-0.80) |
| ML67Q5200-NLA | 30 MHz CPU,<br>60 MHz DSP | 256 KB                         | 144-pin plastic LFBGA (P-LFBGA144-1111-0.80) |

Application Specific

# Block Diagram



1. ML67Q5200 only. The ML675200 does not contain a built-in Flash ROM.



## Functional Description

### High-Performance ARM-based CPU

- Instructions: ARM (32-bit length) and Thumb (16-bit length) can be mixed.
- General register bank: 31 x 32 bits
- Built-in barrel shifter: ALU and barrel shift operations can be executed by one instruction.
- Multiplier: 32 bits x 8 bits (Modified Booth Algorithm)
- Cache: 8 Kbyte, 4-way copy back unified cache
- Built-in debug function: JTAG interface

### DSP Module

The Teak DSP decodes MP3/WMA digital audio data. Also encodes/decodes voice data as Oki ADPCM.

- X-RAM: 16 Kwords (32 Kbytes)
- Y-RAM: 16Kwords (32 Kbytes)
- Z-RAM: 16 Kwords (32 Kbytes)
- P-program RAM: 32 Kwords (64 Kbytes)
- Built-in debug function: JTAG interface
- MP3 decoder:
  - MPEG-1 layer3, MPEG-2 layer3, MPEG-2.5
- WMA decoder:
  - Bit rate: 64 kbps, 96 kbps, 128 kbps, 160 kbps, 192 kbps
  - Sampling rate: 32 kHz, 44.1 kHz, 48 kHz
- MP3 encoder:
  - 64 kbps/96 kbps/128 kbps @ 44.1kHz

### USB Control

The USB controller is compliant with the USB specification (version 1.1) and can transfer data at 12 Mbps.

The controller has 6 types of endpoints for control/bulk/isochronous/interrupt transfers.

### NAND Flash Memory Control

The NAND Flash memory circuit automatically reads data from and writes data to an external 528-byte NAND Flash Memory.

Also includes an ECC circuit that detects and corrects multiple-bit data errors.

### DMA Control

The 4-channel DMA controller transfers data between:

- Memory and memory
- I/O and memory
- I/O and I/O

### External Memory Control

The external memory controller provides access to externally-connected devices such as ROM (FLASH), SRAM, SDRAM and I/O.

Connect 16-bit data bus length device and byte unit access device which have byte select function.

### Power Management

The HALT, STOP, and SLEEP functions are supported as power-save functions.

Switching the CPU clock to the 1/2, 1/4, or 1/8 of the main clock enables operation in a low power consumption mode.

- HALT mode: Stops the ARM7TDMI and AHB/APB bus.

- STOP mode: Stops the DSP module clock first, then the clock for the entire device.
- SLEEP mode: Stops the power supply to the DSP module first, then stops the clock for the entire device.

### Pin Configuration

|                 |                   |                  |                  |                                     |                  |                 |                 |                 |                  |                       |                       |                   |   |
|-----------------|-------------------|------------------|------------------|-------------------------------------|------------------|-----------------|-----------------|-----------------|------------------|-----------------------|-----------------------|-------------------|---|
| NC              | AIN3              | PIOD9/<br>EXINT2 | GND              | PIOD5/<br>TXD0                      | PIOD2/<br>SDA    | WSD             | GND             | VDD_IO          | GND              | VDD_IO                | VDD_<br>CORE          | NC                | N |
| AIN2            | AGND              | VDD_IO           | PIOD4/<br>SCLA   | PIOD1/<br>CKOUTA                    | PIOD0/<br>PWMOUT | DSPOUT<br>1     | VDD_<br>CORE    | GND             | OSC3_N           | OSC1_N                | TEST0                 | TEST1             | M |
| AIN0            | TCKT              | AIN1             | PIOD7/<br>EXINT0 | PIOD6/<br>RXD0                      | SCLD             | SDD             | DSPOUT<br>0     | OSC2            | OSC0             | GND                   | GND                   | TEST2             | L |
| TMST            | TINTP             | AVDD             | PIOD8/<br>EXINT1 | PIOD3/<br>WSA                       | VDD_<br>CORE     | CKOUTD          | DSPTXD          | VDD_<br>CORE    | RES_N            | PIOD14/<br>RXD2       | PIOD11/<br>RXD1       | PIOD15/<br>SIOCK2 | K |
| TDOT            | GND               | TDIT             | SDRAM<br>MOD     | <b>144-Pin LFBGA<br/>(TOP VIEW)</b> |                  |                 |                 |                 | PIOC10/<br>TXD1  | PIOC13/<br>TXD2       | PIOC8/<br>XBS0_N      | PIOC12/<br>SIOCK1 | J |
| VDD_<br>CORE    | PIOE0/<br>FD0     | VDD_IO           | PIOE1/<br>FD1    |                                     |                  |                 |                 |                 | GND              | VDD_IO                | VDD_<br>CORE          | PIOC9/<br>XBS1_N  | H |
| PIOE4/<br>FD4   | GND               | PIOE3/<br>FD3    | PIOE2/<br>FD2    |                                     |                  |                 |                 |                 | PIOC5/<br>IOCS_N | PIOC6/<br>XOE_N       | PIOC4/<br>RAMCS_<br>N | PIOC7/<br>XWE_N   | G |
| PIOE9/<br>FWR_N | PIOE7/<br>FD7     | PIOE5/<br>FD5    | PIOE6/<br>FD6    |                                     |                  |                 |                 |                 | PIOC2/<br>XA19   | PIOC3/<br>ROMCS_<br>N | PIOC1/<br>XA18        | PIOC0/<br>XA17    | F |
| PIOE12/<br>FRB  | PIOE8/<br>FRD_N   | VDD_IO           | PIOE10/<br>FCLE  |                                     |                  |                 |                 |                 | PIOB15/<br>XA16  | PIOB12/<br>XA13       | GND                   | PIOB14/<br>XA15   | E |
| PIOE14/<br>SCL  | PIOE11/<br>FALE   | PIOE13/<br>SDAT  | VBUS             | GND                                 | PIOA5/<br>XD5    | PIOA8/<br>XD8   | GND             | PIOA14/<br>XD14 | PIOB2/<br>XA3    | PIOB9/<br>XA10        | PIOB13/<br>XA14       | PIOB11/<br>XA12   | D |
| PUCTL           | PIOE15/<br>VBUSIN | TCKA             | TRSTA_<br>N      | PIOA0/<br>XD0                       | PIOA6/<br>XD6    | PIOA9/<br>XD9   | VDD_IO          | GND             | VDD_<br>CORE     | PIOB7/<br>XA8         | PIOB10/<br>XA11       | PIOB8/<br>XA9     | C |
| D+              | D-                | TDIA             | PIOA1/<br>XD1    | PIOA2/<br>XD2                       | PIOA4/<br>XD4    | PIOA7/<br>XD7   | PIOA11/<br>XD11 | PIOA12/<br>XD12 | PIOA15/<br>XD15  | PIOB1/<br>XA2         | PIOB4/<br>XA5         | PIOB6/<br>XA7     | B |
| NC              | GND               | TMSA             | TDOA             | VDD_IO                              | PIOA3/<br>XD3    | PIOA10/<br>XD10 | PIOA13/<br>XD13 | VDD_IO          | PIOB0/<br>XA1    | PIOB3/<br>XA4         | PIOB5/<br>XA6         | NC                | A |
| 13              | 12                | 11               | 10               | 9                                   | 8                | 7               | 6               | 5               | 4                | 3                     | 2                     | 1                 |   |

Figure 1. 144-Pin LFBGA

Notes:

1. For pins that have multiple functions, the signals are noted by their primary/ secondary functions.
2. Leave NC pins unconnected.

## Pin Descriptions

In the Type column, an “I” indicates the signal is an input, an “O” indicates the signal is an output, and an “I/O” indicates the signal is bi-directional.

Signals with a “\_N” suffix are active low.

### Pin Descriptions

| Classification | Primary Function |      |                    | Secondary Function |      |                                      |
|----------------|------------------|------|--------------------|--------------------|------|--------------------------------------|
|                | Symbol           | Type | Description        | Symbol             | Type | Description                          |
| Port           | PIOA0            | I/O  | 16-bit I/O port A. | XD0                | I/O  | External access data I/O port.       |
|                | PIOA1            | I/O  |                    | XD1                | I/O  |                                      |
|                | PIOA2            | I/O  |                    | XD2                | I/O  |                                      |
|                | PIOA3            | I/O  |                    | XD3                | I/O  |                                      |
|                | PIOA4            | I/O  |                    | XD4                | I/O  |                                      |
|                | PIOA5            | I/O  |                    | XD5                | I/O  |                                      |
|                | PIOA6            | I/O  |                    | XD6                | I/O  |                                      |
|                | PIOA7            | I/O  |                    | XD7                | I/O  |                                      |
|                | PIOA8            | I/O  |                    | XD8                | I/O  |                                      |
|                | PIOA9            | I/O  |                    | XD9                | I/O  |                                      |
|                | PIOA10           | I/O  |                    | XD10               | I/O  |                                      |
|                | PIOA11           | I/O  |                    | XD11               | I/O  |                                      |
|                | PIOA12           | I/O  |                    | XD12               | I/O  |                                      |
|                | PIOA13           | I/O  |                    | XD13               | I/O  |                                      |
|                | PIOA14           | I/O  |                    | XD14               | I/O  |                                      |
|                | PIOA15           | I/O  |                    | XD15               | I/O  |                                      |
| Port           | PIOB0            | I/O  | 16-bit I/O port B. | XA1                | O    | External access address output port. |
|                | PIOB1            | I/O  |                    | XA2                | O    |                                      |
|                | PIOB2            | I/O  |                    | XA3                | O    |                                      |
|                | PIOB3            | I/O  |                    | XA4                | O    |                                      |
|                | PIOB4            | I/O  |                    | XA5                | O    |                                      |
|                | PIOB5            | I/O  |                    | XA6                | O    |                                      |
|                | PIOB6            | I/O  |                    | XA7                | O    |                                      |
|                | PIOB7            | I/O  |                    | XA8                | O    |                                      |
|                | PIOB8            | I/O  |                    | XA9                | O    |                                      |
|                | PIOB9            | I/O  |                    | XA10               | O    |                                      |
|                | PIOB10           | I/O  |                    | XA11               | O    |                                      |
|                | PIOB11           | I/O  |                    | XA12               | O    |                                      |
|                | PIOB12           | I/O  |                    | XA13               | O    |                                      |
|                | PIOB13           | I/O  |                    | XA14               | O    |                                      |
|                | PIOB14           | I/O  |                    | XA15               | O    |                                      |
|                | PIOB15           | I/O  |                    | XA16               | O    |                                      |

*Pin Descriptions*

| Classification | Primary Function |        |                    | Secondary Function  |      |                                                          |
|----------------|------------------|--------|--------------------|---------------------|------|----------------------------------------------------------|
|                | Symbol           | Type   | Description        | Symbol              | Type | Description                                              |
| Port           | PIOC0            | I/O    | 16-bit I/O port C. | XA17                | O    | External access address output port.                     |
|                | PIOC1            | I/O    |                    | XA18                | O    |                                                          |
|                | PIOC2            | I/O    |                    | XA19                | O    |                                                          |
|                | PIOC3            | I/O    |                    | ROMCS_N             | O    | External ROM chip select output pin.                     |
|                | PIOC4            | I/O    |                    | RAMCS_N             | O    | External RAM chip select output pin.                     |
|                | PIOC5            | I/O    |                    | IOCS_N              | O    | External I/O chip select output pin.                     |
|                | PIOC6            | I/O    |                    | XOE_N               | O    | External access read strobe output pin.                  |
|                | PIOC7            | I/O    |                    | XWE_N               | O    | External access write strobe output pin.                 |
|                | PIOC8            | I/O    |                    | XB50_N              | O    | External access byte select (LSB) output pin.            |
|                | PIOC9            | I/O    |                    | XB51_N              | O    | External access byte select (MSB) output pin.            |
|                | PIOC10           | I/O    |                    | TXD1                | O    | SIO1 transmit data output pin.                           |
|                | PIOC11           | I/O    |                    | RXD1                | I    | SIO1 receive data input pin.                             |
|                | PIOC12           | I/O    |                    | SIOCK1              | I/O  | SIO1 clock I/O pin.                                      |
|                | PIOC13           | I/O    |                    | TXD2                | O    | SIO2 transmit data output pin.                           |
|                | PIOC14           | I/O    |                    | RXD2                | I    | SIO2 receive data input pin.                             |
| PIOC15         | I/O              | SIOCK2 | I/O                | SIO2 clock I/O pin. |      |                                                          |
| Port           | PIOD0            | I/O    | 10-bit I/O port D. | PWMOUT              | O    | PWM output pin.                                          |
|                | PIOD1            | I/O    |                    | CKOUTA              | O    | External ADC interface system clock output pin.          |
|                | PIOD2            | I/O    |                    | SDA                 | I    | External ADC interface serial data input pin.            |
|                | PIOD3            | I/O    |                    | WSA                 | O    | External ADC interface channel select signal output pin. |
|                | PIOD4            | I/O    |                    | SCLA                | O    | External ADC interface serial clock output pin.          |
|                | PIOD5            | I/O    |                    | TXD0                | O    | SIO0 transmit data output pin.                           |
|                | PIOD6            | I/O    |                    | RXD0                | I    | SIO0 receive data input pin.                             |
|                | PIOD7            | I/O    |                    | EXINT0              | I    | External interrupt 0 input pin.                          |
|                | PIOD8            | I/O    |                    | EXINT1              | I    | External interrupt 1 input pin.                          |
|                | PIOD9            | I/O    |                    | EXINT2              | I    | External interrupt 2 input pin.                          |

## Pin Descriptions

| Classification | Primary Function |        |                                                                                                       | Secondary Function                        |          |                                                                   |                                                             |
|----------------|------------------|--------|-------------------------------------------------------------------------------------------------------|-------------------------------------------|----------|-------------------------------------------------------------------|-------------------------------------------------------------|
|                | Symbol           | Type   | Description                                                                                           | Symbol                                    | Type     | Description                                                       |                                                             |
| Port           | PIOE0            | I/O    | 16-bit I/O port E.                                                                                    | FD0/CAS_N                                 | I/O or O | (SDRAMMOD = "H" level)<br>NAND flash memory access data I/O port. | (SDRAMMOD = "H" level)<br>SDRAM control signal output port. |
|                | PIOE1            | I/O    |                                                                                                       | FD1/RAS_N                                 | I/O or O |                                                                   |                                                             |
|                | PIOE2            | I/O    |                                                                                                       | FD2/SDCLK                                 | I/O or O |                                                                   |                                                             |
|                | PIOE3            | I/O    |                                                                                                       | FD3/SDCS_N                                | I/O or O |                                                                   |                                                             |
|                | PIOE4            | I/O    |                                                                                                       | FD4/SDCKE                                 | I/O or O |                                                                   |                                                             |
|                | PIOE5            | I/O    |                                                                                                       | FD5/DQM0                                  | I/O or O |                                                                   |                                                             |
|                | PIOE6            | I/O    |                                                                                                       | FD6/DQM1                                  | I/O or O |                                                                   |                                                             |
|                | PIOE7            | I/O    |                                                                                                       | FD7/PIOE7                                 | I/O      |                                                                   | Prohibit setting.                                           |
|                | PIOE8            | I/O    |                                                                                                       | FRD_N                                     | O        | NAND flash memory access read strobe output pin.                  | Prohibit setting                                            |
|                | PIOE9            | I/O    |                                                                                                       | FWR_N                                     | O        | NAND flash memory access write strobe output pin.                 | Prohibit setting.                                           |
|                | PIOE10           | I/O    |                                                                                                       | FCLE                                      | O        | NAND flash memory access command latch enable output pin.         | Prohibit setting.                                           |
|                | PIOE11           | I/O    |                                                                                                       | FALE                                      | O        | NAND flash memory access address latch enable output pin.         | Prohibit setting.                                           |
|                | PIOE12           | I/O    |                                                                                                       | FRB                                       | I        | NAND flash memory access Ready/Busy Input pin.                    | Prohibit setting                                            |
|                | PIOE13           | I/O    |                                                                                                       | SDAT                                      | I/O      | I2C data I/O pin.                                                 |                                                             |
|                | PIOE14           | I/O    |                                                                                                       | SCL                                       | O        | I2C clock output pin.                                             |                                                             |
| PIOE15         | I/O              | VBUSIN | I                                                                                                     | Vbus detect external interrupt input pin. |          |                                                                   |                                                             |
| DAC I/F        | CKOUTD           | O      | External DAC interface system clock output pin.                                                       |                                           |          |                                                                   |                                                             |
|                | SDD              | O      | External DAC interface serial data input pin.                                                         |                                           |          |                                                                   |                                                             |
|                | WSD              | O      | External DAC interface channel select signal output pin.                                              |                                           |          |                                                                   |                                                             |
|                | SCLD             | O      | External DAC interface serial clock output pin.                                                       |                                           |          |                                                                   |                                                             |
| DSP port       | DSPOUT0          | O      | DSP external control output pin.                                                                      |                                           |          |                                                                   |                                                             |
|                | DSPOUT1          | O      | DSP external control output pin.                                                                      |                                           |          |                                                                   |                                                             |
|                | DSPTXD           | O      | DSP debug serial data output pin.                                                                     |                                           |          |                                                                   |                                                             |
| A/D port       | AVDD             | VDD    | Analog reference voltage input pin (Connect to the VDD pin when the A/D converter is not used).       |                                           |          |                                                                   |                                                             |
|                | AIN0 to AIN3     | I      | A/D converter analog input port (Connect to the AVDD or AGND pin when the A/D converter is not used). |                                           |          |                                                                   |                                                             |
|                | AGND             | GND    | Analog GND pin (Connect to the GND pin when the A/D converter is not used).                           |                                           |          |                                                                   |                                                             |
| USB I/F        | D+               | I/O    | USB D+ pin.                                                                                           |                                           |          |                                                                   |                                                             |
|                | D-               | I/O    | USB D- pin.                                                                                           |                                           |          |                                                                   |                                                             |
|                | PUCTL            | O      | External control output pin.                                                                          |                                           |          |                                                                   |                                                             |
| Reset          | RES_N            | I      | Reset input pin.                                                                                      |                                           |          |                                                                   |                                                             |

*Pin Descriptions*

| Classification              | Primary Function |      |                                                                                                                                                                                                                        | Secondary Function |      |             |
|-----------------------------|------------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|------|-------------|
|                             | Symbol           | Type | Description                                                                                                                                                                                                            | Symbol             | Type | Description |
| Oscillation                 | OSC0             | I    | Main clock oscillator input pin. Connect to a crystal or ceramic oscillator of $f = 8$ MHz. When an external clock is used, this pin is configured as the clock input.                                                 |                    |      |             |
|                             | OSC1_N           | O    | Main clock oscillator output pin. Connect to a crystal or ceramic oscillator of $f = 8$ MHz. The clock output is opposite in phase to OSC0. Leave this pin unconnected when an external clock is used.                 |                    |      |             |
|                             | OSC2             | I    | Audio clock oscillator input pin. Connect to a crystal or ceramic oscillator of $f = 16.9344/ 11.2896$ MHz. When an external clock is used, this pin is configured as the clock input.                                 |                    |      |             |
|                             | OSC3_N           | O    | Audio clock oscillator output pin. Connect to a crystal or ceramic oscillator of $f = 16.9344/ 11.2896$ MHz. The clock output is opposite in phase to OSC2. Leave this pin unconnected when an external clock is used. |                    |      |             |
| CPU JTAG                    | TCKA             | I    | ARM JTAG clock input pin. Leave this pin unconnected for normal operation.                                                                                                                                             |                    |      |             |
|                             | TMSA             | I    | ARM JTAG mode select input pin. Leave this pin unconnected for normal operation.                                                                                                                                       |                    |      |             |
|                             | TRSTA_N          | I    | ARM JTAG reset input pin. Leave this pin unconnected for normal operation.                                                                                                                                             |                    |      |             |
|                             | TDIA             | I    | ARM JTAG data input pin. Leave this pin unconnected for normal operation.                                                                                                                                              |                    |      |             |
|                             | TDOA             | O    | ARM JTAG data output pin. Leave this pin unconnected for normal operation.                                                                                                                                             |                    |      |             |
| DSP JTAG                    | TCKT             | I    | Teak-DSP JTAG clock input pin. Leave this pin unconnected for normal operation.                                                                                                                                        |                    |      |             |
|                             | TMST             | I    | Teak-DSP JTAG mode select input pin. Leave this pin unconnected for normal operation.                                                                                                                                  |                    |      |             |
|                             | TDIT             | I    | Teak-DSP JTAG data input pin. Leave this pin unconnected for normal operation.                                                                                                                                         |                    |      |             |
|                             | TINTP            | O    | Teak-DSP JAM interrupt output pin. Leave this pin unconnected for normal operation.                                                                                                                                    |                    |      |             |
|                             | TDOT             | O    | Teak-DSP JTAG data output pin. Leave this pin unconnected for normal operation.                                                                                                                                        |                    |      |             |
| Power supply <sup>[1]</sup> | VDD_CORE         | VDD  | Core power supply pin. Connect all the VDD_CORE pins.                                                                                                                                                                  |                    |      |             |
|                             | VDD_IO           | VDD  | IO power supply pin. Connect all the VDD_IO pins.                                                                                                                                                                      |                    |      |             |
|                             | VBUS             | VDD  | USB power supply pin (Vbus input pin).                                                                                                                                                                                 |                    |      |             |
|                             | GND              | GND  | CORE and I/O GND pin.                                                                                                                                                                                                  |                    |      |             |
| Others                      | TEST0            | I    | Test pin. Connect to GND pin for normal operation.                                                                                                                                                                     |                    |      |             |
|                             | TEST1            | I    | Test pin. Connect to VDD_IO pin for normal operation.                                                                                                                                                                  |                    |      |             |
|                             | TEST2            | I    | Test pin. Leave this pin unconnected for normal operation.                                                                                                                                                             |                    |      |             |
|                             | SDRAM-MOD        | I    | When this pin is "L" level, the NAND Flash memory interface is enabled. When this pin is "H" level, the SDRAM interface is enabled. This pin must not change state when power is supplied.                             |                    |      |             |

1. Connect all VDD\_IO pins, all VDD\_CORE pins, and all GND pins. If a device has one or more unconnected VDD\_IO, VDD\_CORE, or GND pins, proper device operation is not guaranteed.



## Electrical Characteristics

### Absolute Maximum Ratings <sup>[1]</sup>

| Parameter            |                                       | Symbol         | Conditions                                      | Rating                   | Unit             |
|----------------------|---------------------------------------|----------------|-------------------------------------------------|--------------------------|------------------|
| Power supply voltage | Power supply for internal cell        | $V_{DD\_CORE}$ | $T_j = 25^\circ\text{C}$<br>Reference GND = 0 V | -0.3 to +2.5             | V                |
|                      | Power supply for I/O circuit          | $V_{DD\_IO}$   |                                                 | -0.3 to +4.5             |                  |
|                      | Analog power supply for A/D converter | $A_{VDD}$      |                                                 | -0.3 to +4.5             |                  |
|                      | Power supply for USB bus              | $V_{BUS}$      |                                                 | -0.3 to +4.5             |                  |
| Input voltage        |                                       | $V_I$          |                                                 | -0.3 to $V_{DD\_IO}+0.3$ | V                |
| Output Current       |                                       | $I_O$          | 4 mA buffer                                     | 16                       | mA               |
| Power dissipation    |                                       | $P_D$          | $T_a = 70^\circ\text{C}$ per package            | 595                      | mW               |
| Storage temperature  |                                       | $T_{STG}$      | —                                               | -55 to +150              | $^\circ\text{C}$ |

1. These are maximum ratings not for general operation. Exceeding these maximum ratings could cause damage or lead to permanent deterioration of the device.

### Recommended Operating Conditions

(GND = 0 V)

| Item                                | Symbol         | Conditions                  | Minimum | Typical | Maximum   | Unit             |
|-------------------------------------|----------------|-----------------------------|---------|---------|-----------|------------------|
| Digital power supply voltage (core) | $V_{DD\_CORE}$ |                             | 1.65    | 1.80    | 1.95      | V                |
| Digital power supply voltage (I/O)  | $V_{DD\_IO}$   |                             | 2.70    | 3.00    | 3.60      |                  |
| Analog power supply voltage (A/D)   | $A_{VDD}$      |                             | 2.70    | 3.00    | 3.60      |                  |
| Analog power supply voltage (USB)   | $V_{BUS}$      |                             | 3.00    | 3.30    | 3.60      |                  |
| Analog input voltage                | $V_{AI}$       |                             | 0       | —       | $A_{VDD}$ | V                |
| Operating frequency                 | $f_{OSC0}$     |                             | —       | 8.00    | —         | MHz              |
|                                     |                | 256 x fs                    | —       | 11.2896 | —         |                  |
|                                     | $f_{OSC2}$     | 384 x fs                    | —       | 16.9344 | —         |                  |
| Ambient temperature                 | $T_a$          | —                           | -30     | +25     | +70       | $^\circ\text{C}$ |
|                                     |                | During writing to flash ROM | 0       | +25     | +70       |                  |

**DC Characteristics****( $V_{DD\_CORE} = 2.25$  to  $2.75V$ ,  $V_{DD\_IO} = 3.0$  to  $3.6V$ ,  $T_a = -40$  to  $+85^\circ C$ )**

| Item                                   | Symbol    | Conditions                                      | Minimum      | Typical | Maximum          | Unit    | Notes |
|----------------------------------------|-----------|-------------------------------------------------|--------------|---------|------------------|---------|-------|
| High level input voltage               | $V_{IH}$  | TTL Input                                       | 2.2          | —       | $V_{DD\_IO}+0.3$ | V       | [1]   |
| Low level input voltage                | $V_{IL}$  |                                                 | -0.3         | —       | 0.8              |         |       |
| Schmitt input buffer threshold voltage | $V_{T+}$  | TTL Input                                       | —            | 1.5     | 2.2              | V       | [2]   |
|                                        | $V_{T-}$  |                                                 | 0.6          | 1.0     | —                |         |       |
|                                        | $V_{HYS}$ | $V_{T+} - V_{T-}$                               | —            | 0.4     | —                |         |       |
| High level output voltage              | $V_{OH}$  | $I_{OH} = -100 \mu A$                           | $V_{DD}-0.2$ | —       | —                | V       | [3]   |
|                                        |           | $I_{OH} = -4 \text{ mA}$                        | 2.2          | —       | —                |         |       |
| Low level output voltage               | $V_{OL}$  | $I_{OL} = 100 \mu A$                            | —            | —       | 0.2              | V       |       |
|                                        |           | $I_{OL} = 4 \text{ mA}$                         | —            | —       | 0.4              |         |       |
| High level input current               | $I_{IH}$  | $V_{IH} = V_{DD\_IO}$                           | —            | —       | 10               | $\mu A$ | [4]   |
|                                        |           | $V_{IH} = V_{DD\_IO}$ (50 k $\Omega$ pull-down) | 10           | 66      | 200              |         | [5]   |
| Low level input current                | $I_{IL}$  | $V_{IL} = GND$                                  | -10          | —       | —                | $\mu A$ | [4]   |
|                                        |           | $V_{IL} = GND$ (50 k $\Omega$ pull-up)          | -200         | 66      | -10              |         | [6]   |
| 3-State output leakage current         | $I_{OZH}$ | $V_{OH} = V_{DD\_IO}$                           | —            | —       | 20               | $\mu A$ | [7]   |
|                                        | $I_{OZL}$ | $V_{OL} = GND$                                  | -20          | —       | —                |         |       |

1. Applicable to the TEST0 to TEST2 pins, SDRAMMOD pin and the JTAG input pins.

2. Applicable to the RES\_N pin when inputting to the PIOA to PIOE ports.

3. Applicable when outputting from the PIOA to PIOE ports. Applicable to the CKOUTD/SDD/WSD/SCLD pins, DSPOUT1/DSPOUT0 pins and DSPTXD pin. Applicable to the JTAG output pins (TDOA, TDOT, and TINTP).

4. Applicable to the TEST0/TEST1 pins and SDRAMMOD pin.

5. Applicable to the pull-down pins (TEST2 pin and TCKA/NTRSTA/TCKT pins of JTAG).

6. Applicable to the pull-up pins (RES\_N pin and TMSA/TDIA/TMST/TDIT pins of JTAG).

7. Applicable when inputting to the input-output pins (PIOA to PIOE ports).

## AC Characteristics

### External RAM/RAM Read Cycle<sup>[1]</sup>

( $V_{DD\_CORE} = 1.65\text{ V to }1.95\text{ V}$ ,  $V_{DD\_IO} = 2.7\text{ V to }3.6\text{ V}$ ,  $T_A = -30^\circ\text{C to }+70^\circ\text{C}$ )

| Parameter                  | Symbol         | Condition  | Min                 | Typ | Max | Units |
|----------------------------|----------------|------------|---------------------|-----|-----|-------|
| ROMCS_N setup time         | $t_{XROMCS}$   | CL = 50 pF | $(n_0+n_1)T_c - 10$ | —   | —   | ns    |
| RAMCS_N setup time         | $t_{XRAMCS}$   |            | $(n_0+n_1)T_c - 10$ | —   | —   | ns    |
| ROMCS_N output hold time 1 | $t_{XROMCSH1}$ |            | $T_c$               | —   | —   | ns    |
| RAMCS_N output hold time 1 | $t_{XRAMCSH1}$ |            | $T_c$               | —   | —   | ns    |
| XA[19:1] setup time        | $t_{XAS}$      |            | $(n_0+n_1)T_c - 10$ | —   | —   | ns    |
| XA[19:1] hold time 1       | $t_{XAH1}$     |            | -5                  | —   | —   | ns    |
| XBS_N[1:0] setup time      | $t_{XBS}$      |            | $(n_0+n_1)T_c - 10$ | —   | —   | ns    |
| XBS_N[1:0] hold time 1     | $t_{XBH1}$     |            | -5                  | —   | —   | ns    |
| XOE_N pulse width          | $t_{XOEW}$     |            | $n_1T_c - 10$       | —   | —   | ns    |
| XD[15:0] input setup time  | $t_{XDIS}$     |            | 40                  | —   | —   | ns    |
| XD[15:0] input hold time   | $t_{XDIH}$     |            | 0                   | —   | —   | ns    |

1.  $n_0$  = address setup time,  $n_1$  = XOE\_N/XWE\_N pulse width,  $T_c$  = HCLK cycle.  
Address setup time and XOE\_N/XWE\_N pulse width are parameters that can be set by the ROMAC/RAMAC registers.





Figure 2. External ROM/RAM Read Cycle Timing

**External RAM/RAM Write Cycle<sup>[1]</sup>**

(V<sub>DD\_CORE</sub> = 1.65 V to 1.95 V, V<sub>DD\_IO</sub> = 2.7 V to 3.6 V, T<sub>A</sub> = -30°C to +70°C)

| Parameter                           | Symbol                           | Condition  | Min                                                    | Typ | Max                                | Units |
|-------------------------------------|----------------------------------|------------|--------------------------------------------------------|-----|------------------------------------|-------|
| ROMCS_N pulse width                 | t <sub>XROMCSW</sub>             | CL = 50 pF | (n <sub>0</sub> +n <sub>1</sub> +1)T <sub>c</sub> - 10 | —   | —                                  | ns    |
| RAMCS_N pulse width                 | t <sub>XRAMCSW</sub>             |            | (n <sub>0</sub> +n <sub>1</sub> +1)T <sub>c</sub> - 10 | —   | —                                  | ns    |
| ROMCS_N output hold time 2          | t <sub>XROMCSH2</sub>            |            | T <sub>c</sub>                                         | —   | —                                  | ns    |
| RAMCS_N output hold time 2          | t <sub>XRAMCSH2</sub>            |            | T <sub>c</sub>                                         | —   | —                                  | ns    |
| XA[19:1] hold time 2                | t <sub>XAH2</sub>                |            | -5                                                     | —   | —                                  | ns    |
| XBS_N[1:0] hold time 2              | t <sub>XBH2</sub>                |            | -5                                                     | —   | —                                  | ns    |
| XWE_N output delay time             | t <sub>XWED</sub> <sup>[2]</sup> |            | n <sub>0</sub> T <sub>c</sub> - 10                     | —   | —                                  | ns    |
| XWE_N output delay time pulse width | t <sub>XWEW</sub>                |            | n <sub>1</sub> T <sub>c</sub> - 10                     | —   | —                                  | ns    |
| XD[15:0] output delay time          | t <sub>XDOD</sub> <sup>[2]</sup> |            | —                                                      | —   | n <sub>0</sub> T <sub>c</sub> + 10 | ns    |
| XD[15:0] output hold time           | t <sub>XDOH</sub>                |            | T <sub>c</sub> - 5                                     | —   | —                                  | ns    |

- n<sub>0</sub> = address setup time, n<sub>1</sub> = XOE\_N/XWE\_N pulse width, T<sub>c</sub> = HCLK cycle.  
Address setup time and XOE\_N/XWE\_N pulse width are parameters that can be set by the ROMAC/RAMAC registers.
- t<sub>XDOD</sub> and t<sub>XWED</sub> are defined as a time period that starts from the point of change in ROMCS\_N/RAMCS\_N, XA[19:0], or XBS\_N[1:0], whichever signal changes last.



**Figure 3. External ROM/RAM Write Cycle Timing**

**External SDRAM Bus Timing** <sup>[1]</sup>(V<sub>DD\_CORE</sub> = 1.65 V to 1.95 V, V<sub>DD\_IO</sub> = 2.7 V to 3.6 V, T<sub>A</sub> = -30°C to +70°C)

| Parameter                           | Symbol               | Condition  | Min    | Typ | Max | Units |
|-------------------------------------|----------------------|------------|--------|-----|-----|-------|
| SDCKE output delay time             | t <sub>SDCKED</sub>  | CL = 50 pF | 0      | —   | 10  | ns    |
| XA[19:1] output delay time          | t <sub>SDXAD</sub>   |            | -5     | —   | 10  | ns    |
| SDCS_N "L" output delay time        | t <sub>SDCSLD</sub>  |            | -10    | —   | 10  | ns    |
| RAS_N "L" output delay time         | t <sub>SDRASLD</sub> |            | -10    | —   | 10  | ns    |
| RAS_N "H" output delay time         | t <sub>SDRALHD</sub> |            | -10    | —   | 10  | ns    |
| CAS_N "L" output delay time         | t <sub>SDCASLD</sub> |            | -10    | —   | 10  | ns    |
| CAS_N "H" output delay time         | t <sub>SDCALHD</sub> |            | -10    | —   | 10  | ns    |
| RAS/CAS minimum delay time          | t <sub>SDRCD</sub>   |            | nSD1Tc | —   | —   | ns    |
| RAS active time                     | t <sub>SDRAS</sub>   |            | nSD2Tc | —   | —   | ns    |
| RAS precharge time                  | t <sub>SDRP</sub>    |            | nSD3Tc | —   | —   | ns    |
| XWE_N "L" output delay time         | t <sub>SDWELD</sub>  |            | -10    | —   | 10  | ns    |
| XWE_N "H" output delay time         | t <sub>SDWEHD</sub>  |            | -10    | —   | 10  | ns    |
| DQM[1]/DQM[0] "L" output delay time | t <sub>SDQMD</sub>   |            | -10    | —   | 10  | ns    |
| DQM[1]/DQM[0] "H" output delay time | t <sub>SDQMD</sub>   |            | -10    | —   | 10  | ns    |
| XD[15:0] input setup time           | t <sub>SDXDIS</sub>  |            | 15     | —   | —   | ns    |
| XD[15:0] input hold time            | t <sub>SDXDIH</sub>  |            | 0      | —   | —   | ns    |
| XD[15:0] output delay time          | t <sub>SDXDOD</sub>  |            | -10    | —   | 10  | ns    |
| XD[15:0] output hold time           | t <sub>SDXDOH</sub>  |            | -10    | —   | —   | ns    |

1. nSD1 = t<sub>RC</sub>, nSD2 = t<sub>RAS</sub>, nSD3 = t<sub>RP</sub>.t<sub>RC</sub>, t<sub>RAS</sub>, and t<sub>RP</sub> are parameters that can be set by the DRPC register. Refer to the User's Manual for more information on these timings.





Figure 4. SDRAM Read Cycle Timing




**Figure 5. SDRAM Write Cycle Timing**

**External I/O Bus Read Cycle**<sup>[1]</sup>(V<sub>DD\_CORE</sub> = 1.65 V to 1.95 V, V<sub>DD\_IO</sub> = 2.7 V to 3.6 V, T<sub>A</sub> = -30°C to +70°C)

| Parameter                 | Symbol               | Condition  | Min                                                  | Typ | Max | Units |
|---------------------------|----------------------|------------|------------------------------------------------------|-----|-----|-------|
| IOCS_N setup time         | t <sub>XIOCS</sub>   | CL = 50 pF | (n <sub>0</sub> +n <sub>1</sub> )T <sub>c</sub> - 10 | —   | —   | ns    |
| IOCS_N output hold time 1 | t <sub>XIOCSH1</sub> |            | T <sub>c</sub>                                       | —   | —   | ns    |
| XA[19:1] setup time       | t <sub>XIOAS</sub>   |            | (n <sub>0</sub> +n <sub>1</sub> )T <sub>c</sub> - 10 | —   | —   | ns    |
| XA[19:1] hold time 1      | t <sub>XIOAH1</sub>  |            | -5                                                   | —   | —   | ns    |
| XBS_N[1:0] setup time     | t <sub>XIOBS</sub>   |            | (n <sub>0</sub> +n <sub>1</sub> )T <sub>c</sub> - 10 | —   | —   | ns    |
| XBS_N[1:0] hold time 1    | t <sub>XIOBH1</sub>  |            | -5                                                   | —   | —   | ns    |
| XOE_N output delay time   | t <sub>XIOOED</sub>  |            | n <sub>0</sub> T <sub>c</sub> - 10                   | —   | —   | ns    |
| XOE_N pulse width         | t <sub>XIOOEW</sub>  |            | n <sub>1</sub> T <sub>c</sub> - 10                   | —   | —   | ns    |
| XD[15:0] input setup time | t <sub>XIODIS</sub>  |            | 40                                                   | —   | —   | ns    |
| XD[15:0] input hold time  | t <sub>XIODIH</sub>  |            | 0                                                    | —   | —   | ns    |

1. n<sub>0</sub> = address setup time, n<sub>1</sub> = XOE\_N/XWE\_N pulse width, T<sub>c</sub> = HCLK cycle  
Address setup time and XOE\_N/XWE\_N pulse width are parameters that can be set by the IOAC register.

**Figure 6. External I/O Bus Read Cycle Timing**



### External I/O Bus Write Cycle <sup>[1]</sup>

(V<sub>DD\_CORE</sub> = 1.65 V to 1.95 V, V<sub>DD\_IO</sub> = 2.7 V to 3.6 V, T<sub>A</sub> = -30°C to +70°C)

| Parameter                           | Symbol                             | Condition              | Min                                                   | Typ | Max                               | Units |
|-------------------------------------|------------------------------------|------------------------|-------------------------------------------------------|-----|-----------------------------------|-------|
| IOCS_N pulse width                  | t <sub>XIOCSW</sub>                | C <sub>L</sub> = 50 pF | (n <sub>0</sub> +n <sub>1</sub> +1)T <sub>C</sub> - 3 | —   | —                                 | ns    |
| IOCS_N output hold time 2           | t <sub>XIOCSH2</sub>               |                        | T <sub>C</sub>                                        | —   | —                                 | ns    |
| XA[19:1] hold time 2                | t <sub>XIOAH2</sub>                |                        | -3                                                    | —   | —                                 | ns    |
| XBS_N[1:0] hold time 2              | t <sub>XIOBH2</sub>                |                        | -3                                                    | —   | —                                 | ns    |
| XWE_N output delay time             | t <sub>XIOWED</sub> <sup>[2]</sup> |                        | n <sub>0</sub> T <sub>C</sub> - 5                     | —   | —                                 | ns    |
| XWE_N output delay time pulse width | t <sub>XIOWEW</sub>                |                        | n <sub>1</sub> T <sub>C</sub> - 3                     | —   | —                                 | ns    |
| XD[15:0] output delay time          | t <sub>XIODOD</sub> <sup>[2]</sup> |                        | —                                                     | —   | n <sub>0</sub> T <sub>C</sub> + 5 | ns    |
| XD[15:0] output hold time           | t <sub>XIODOH</sub>                |                        | T <sub>C</sub> - 3                                    | —   | —                                 | ns    |

- n<sub>0</sub> = address setup time, n<sub>1</sub> = XOE\_N/XWE\_N pulse width, T<sub>C</sub> = HCLK cycle  
Address setup time and XOE\_N/XWE\_N pulse width are parameters that can be set by the IOAC register.
- t<sub>XIODOD</sub> and t<sub>XIOWED</sub> are defined as a time period that starts from the point of change in IOCS\_N, XA[19:0], or XBS\_N[1:0], whichever signal changes last.




Figure 7. External I/O Bus Write Cycle Timing

### Synchronous Serial Interface Timing


The synchronous serial interface operate in master mode or slave mode. It also allows the user to set the polarity of the serial clock.

When the polarity of the serial clock is set to positive, as shown in the figure below, transmit data (TXD) is driven on the falling edge of SIOCK. Receive data is sampled on the rising edge of SIOCK. Once the transmission/reception of the 8-bit data is completed, the clock stops at a high level, and the data output holds the last data.

When the polarity of the serial clock is set to negative, transmit data is driven on the rising edge of SIOCK, and receive data is sampled on the falling edge of SIOCK. Once the transmission/reception of 8-bit data is completed, the clock stops at a low level, and the data output holds the last data.

#### Master Mode

| Parameter              | Symbol      | Condition             | Min   | Max | Units |
|------------------------|-------------|-----------------------|-------|-----|-------|
| Serial clock cycle     | T           | $C_L = 50 \text{ pF}$ | 66.67 | —   | ns    |
| Output data delay time | $t_{MSSOD}$ |                       | —     | 20  | ns    |
| Input data setup time  | $t_{MSSIS}$ |                       | 40    | —   | ns    |
| Input data hold time   | $t_{MSSIH}$ |                       | 0     | —   | ns    |




1. Indicates the case where the polarity of the serial clock is positive.

Figure 8. Synchronous Serial Interface – Master Mode Timing

#### Slave Mode

| Parameter              | Symbol     | Condition             | Min   | Max | Units |
|------------------------|------------|-----------------------|-------|-----|-------|
| Serial clock cycle     | T          | $C_L = 50 \text{ pF}$ | 66.67 | —   | ns    |
| Output data delay time | $t_{SSOD}$ |                       | —     | 40  | ns    |
| Input data setup time  | $t_{SSIS}$ |                       | 20    | —   | ns    |
| Input data hold time   | $t_{SSIH}$ |                       | 20    | —   | ns    |



1. Indicates the case where the polarity of the serial clock is positive.

Figure 9. Synchronous Serial Interface – Slave Mode Timing

## I2C Bus Timing

| Parameter                                                                                            | Symbol       | Standard Mode |     | Fast Mode          |     | Units   |
|------------------------------------------------------------------------------------------------------|--------------|---------------|-----|--------------------|-----|---------|
|                                                                                                      |              | Min           | Max | Min                | Max |         |
| SCL clock frequency                                                                                  | $f_{SCL}$    | —             | 100 | —                  | 400 | kHz     |
| SCL clock "L" period                                                                                 | $t_{LOW}$    | 4.7           | —   | 1.3                | —   | $\mu s$ |
| SCL clock "H" period                                                                                 | $t_{HIGH}$   | 4.0           | —   | 0.6                | —   | $\mu s$ |
| Hold time (repetitive) "START" condition<br>(After this period, the first clock pulse is generated.) | $t_{HD:STA}$ | 4.0           | —   | 0.6                | —   | $\mu s$ |
| Setup time for repetitive "START" condition                                                          | $t_{SU:STA}$ | 4.7           | —   | 0.6                | —   | $\mu s$ |
| Data hold time                                                                                       | $t_{HD:DAT}$ | 5.0           | —   | —                  | —   | $\mu s$ |
| Data setup time                                                                                      | $t_{SU:DAT}$ | 250           | —   | 100 <sup>[1]</sup> | —   | $\mu s$ |
| Setup time for "STOP" condition                                                                      | $t_{SU:STO}$ | 4.0           | —   | 0.6                | —   | $\mu s$ |

1. Although I2C bus devices in Fast mode can be used in a standard I2C bus system, it is necessary to satisfy the required condition  $t_{SU:DAT} \geq 250$  ns. This means that such devices do not automatically extend the "L" period of the SCL signal.

If a device does not extend the "L" period of the SCL signal, the next data must be output to the SDA pin at least " $t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250$  ns" (output the data bits that are in effect in the Standard mode according to the I2C Bus Specification) earlier than the time the SCL pin is opened




Figure 10. I2C Bus Timing

## SAI Transceiver/Receiver Timing

### Transceiver (for master only)

( $V_{DD\_CORE} = 1.65\text{ V to }1.95\text{ V}$ ,  $V_{DD\_IO} = 2.7\text{ V to }3.6\text{ V}$ ,  $T_A = -30^\circ\text{C to }+70^\circ\text{C}$ )

| Parameter                                      | Symbol        | Condition  | Min.   | Typ.    | Max.    | Unit | Remarks                                                 |
|------------------------------------------------|---------------|------------|--------|---------|---------|------|---------------------------------------------------------|
| Master clock frequency (256*fs) <sup>[1]</sup> |               | CL = 50 pF | 2.0480 | 11.2896 | 12.2880 | MHz  | Division ratio = 1/1, 1/2, 1/4<br>fs = 44.1, 32, 48 kHz |
| Master clock frequency (384*fs) <sup>[1]</sup> |               |            | 3.0720 | 16.9344 | 18.4320 | MHz  |                                                         |
| Serial clock frequency                         |               |            | —      | 32*fs   | —       | kHz  |                                                         |
| Sampling frequency                             | fs            |            | 32     | 44.1    | 48      | kHz  |                                                         |
| CKOUTD period (256*fs)                         | $t_{T\_MCLK}$ |            | 488    | 88.6    | 81.4    | ns   |                                                         |
| CKOUTD period (384*fs)                         |               |            | 325    | 59      | 54.3    | ns   |                                                         |
| CKOUTD "L" period (256*fs)                     | $t_{T\_MCKL}$ |            | 244    | 44.3    | 40.7    | ns   |                                                         |
| CKOUTD "L" period (384*fs)                     |               |            | 162.5  | 29.5    | 27.15   | ns   |                                                         |
| CKOUTD "H" period (256*fs)                     | $t_{T\_MCKH}$ |            | 244    | 44.3    | 40.7    | ns   |                                                         |
| CKOUTD "H" period (384*fs)                     |               |            | 162.5  | 29.5    | 27.15   | ns   |                                                         |
| Serial clock period (fs = 44.1 KHz)            | $t_{T\_SCK}$  |            | —      | 708     | —       | ns   |                                                         |
| SCLD "L" period (fs = 44.1 KHz)                | $t_{T\_SCL}$  |            | —      | 354     | —       | ns   |                                                         |
| SCLD "H" period (fs = 44.1 KHz)                | $t_{T\_SCH}$  |            | —      | 354     | —       | ns   |                                                         |
| WS output delay time                           | $t_{T\_WSD}$  |            | —      | —       | 50      | ns   |                                                         |
| Serial data (SDD) output delay time            | $t_{T\_SDD}$  |            | —      | —       | 50      | ns   |                                                         |

1. Typ.: fs = 1/1 division of 44.1 kHz, Min.: fs = 1/4 division of 32 kHz, Max.: fs = 1/1 division of 48 kHz





Figure 11. SAI Transceiver Timing

**Receiver (for master only)**

(V<sub>DD\_CORE</sub> = 1.65 V to 1.95 V, V<sub>DD\_IO</sub> = 2.7 V to 3.6 V, TA = -30°C to +70°C)

| Parameter                                      | Symbol              | Condition  | Min.   | Typ.    | Max.    | Unit | Remarks                                                 |
|------------------------------------------------|---------------------|------------|--------|---------|---------|------|---------------------------------------------------------|
| Master clock frequency (256*fs) <sup>[1]</sup> |                     | CL = 50 pF | 2.0480 | 11.2896 | 12.2880 | MHz  | Division ratio = 1/1, 1/2, 1/4<br>fs = 44.1, 32, 48 kHz |
| Master clock frequency (384*fs) <sup>[1]</sup> |                     |            | 3.0720 | 16.9344 | 18.4320 | MHz  |                                                         |
| Serial clock frequency                         |                     |            | —      | 32*fs   | —       | kHz  |                                                         |
| Sampling frequency                             | fs                  |            | 32     | 44.1    | 48      | kHz  |                                                         |
| CKOUTA period (256*fs)                         | t <sub>R_MCLK</sub> |            | 488    | 88.6    | 81.4    | ns   |                                                         |
| CKOUTA period (384*fs)                         |                     |            | 325    | 59      | 54.3    | ns   |                                                         |
| CKOUTA "L" period (256*fs)                     | t <sub>R_MCKL</sub> |            | 244    | 44.3    | 40.7    | ns   |                                                         |
| CKOUTA "L" period (384*fs)                     |                     |            | 162.5  | 29.5    | 27.15   | ns   |                                                         |
| CKOUTA "H" period (256*fs)                     | t <sub>R_MCKH</sub> |            | 244    | 44.3    | 40.7    | ns   |                                                         |
| CKOUTA "H" period (384*fs)                     |                     |            | 162.5  | 29.5    | 27.15   | ns   |                                                         |
| Serial clock period (fs = 44.1 KHz)            | t <sub>R_SCK</sub>  |            | —      | 708     | —       | ns   |                                                         |
| SCLA "L" period (fs = 44.1 KHz)                | t <sub>R_SCL</sub>  |            | —      | 354     | —       | ns   |                                                         |
| SCLA "H" period (fs = 44.1 KHz)                | t <sub>R_SCH</sub>  |            | —      | 354     | —       | ns   |                                                         |
| WS output delay time                           | t <sub>R_WSD</sub>  |            |        | —       | 50      | ns   |                                                         |
| Serial data (SDA) setup time                   | t <sub>R_SDIS</sub> |            | 50     | —       | —       | ns   |                                                         |
| Serial data (SDA) hold time                    | t <sub>R_SDIH</sub> |            | 0      | —       | —       | ns   |                                                         |

1. Typ.: fs = 1/1 division of 44.1 kHz, Min.: fs = 1/4 division of 32 kHz, Max.: fs = 1/1 division of 48 kHz



**Figure 12. SAI Receiver Timing**

## NAND Flash Interface <sup>[1]</sup>

( $V_{DD\_CORE} = 1.65\text{ V to }1.95\text{ V}$ ,  $V_{DD\_IO} = 2.7\text{ V to }3.6\text{ V}$ ,  $T_A = -30^{\circ}\text{C to }+70^{\circ}\text{C}$ )

| Parameter                     | Symbol     | Condition  | Min.                         | Max.                         | Unit |
|-------------------------------|------------|------------|------------------------------|------------------------------|------|
| FWR_N pulse width             | $t_{FWP}$  | CL = 50 pF | $(0.5 \cdot w1 + 1)T_c - 10$ | —                            | ns   |
| FWR_N "H" output hold time    | $t_{FWH}$  |            | $(0.5 \cdot w1 + 1)T_c - 10$ | $(0.5 \cdot w1 + 1)T_c + 10$ | ns   |
| Data (FD[7:0]) setup time     | $t_{FDS}$  |            | $w2 \cdot T_c - 20$          | —                            | ns   |
| Data (FD[7:0]) hold time      | $t_{FDH}$  |            | $w3 \cdot T_c - 10$          | —                            | ns   |
| FRD_N pulse width             | $t_{FRP}$  |            | $r1 \cdot T_c - 10$          | —                            | ns   |
| FRD_N "H" output hold time    | $t_{FREH}$ |            | $r2 \cdot T_c - 10$          | —                            | ns   |
| FRD_N access time             | $t_{FREA}$ |            | $r1 \cdot T_c - 20$          | —                            | ns   |
| Data output hold time (FRD_N) | $t_{FRHZ}$ |            | 0                            | —                            | ns   |

1.  $T_c$  = HCLK cycle

To calculate, use the following w1, w2, and w3 values during sequencer write and the following r1 and r2 values during sequencer read:

w1: 0 for "no write wait" mode; 1 for "1 write wait" mode; 2 for "2 write wait" mode  
w2: 1.5 for "no write wait" mode; 2 for "1 write wait" mode; 3 for "2 write wait" mode  
w3: 0.5 for "no write wait" mode; 1 for "1 write wait" mode; 1 for "2 write wait" mode  
r1: 1.5 for "no read wait" mode; 2 for "1 read wait" mode; 3 for "2 read wait" mode  
r2: 0.5 for "no read wait" mode; 1 for "1 read wait" mode; 1 for "2 read wait" mode




Figure 13. Write Transfer




Figure 14. Read Transfer

## USB Pins

### USB – DC characteristics

( $V_{BUS} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{DD\_CORE} = 1.65\text{ V to }1.95\text{ V}$ ,  $T_A = -30^\circ\text{C to }+70^\circ\text{C}$ )

| Parameter                               | Symbol    | Condition                    | Min.            | Typ. | Max.     | Unit          | Applied pin     |
|-----------------------------------------|-----------|------------------------------|-----------------|------|----------|---------------|-----------------|
| Differential input sensitivity          | $V_{DI}$  | $ (D+) - (D-) $              | 0.2             | —    | —        | V             | D+, D-          |
| Differential common mode range          | $V_{CM}$  | VDI included                 | 0.8             | —    | 2.5      |               |                 |
| Single-ended receiver threshold voltage | $V_{SE}$  | —                            | 0.8             | —    | 2        |               |                 |
| “H” output voltage                      | $V_{OH}$  | 15 k $\Omega$ to GND         | 2.8             | —    | —        | V             | D+, D-<br>PUCTL |
|                                         |           | $I_{OH} = -100\ \mu\text{A}$ | $V_{BUS} - 0.2$ | —    | —        |               |                 |
|                                         |           | $I_{OH} = -4\ \text{mA}$     | 2.4             | —    | —        |               |                 |
| “L” output voltage                      | $V_{OL}$  | 1.5 k $\Omega$ to 3.6 V      | —               | —    | 0.3      | V             | D+, D-          |
|                                         |           | $I_{OL} = 100\ \mu\text{A}$  | —               | —    | 0.2      | V             | PUCTL           |
|                                         |           | $I_{OL} = 4\ \text{mA}$      | —               | —    | 0.4      |               |                 |
| Output leakage current                  | $I_{OZH}$ | $V_{OH} = V_{BUS}$           | —               | —    | $\pm 10$ | $\mu\text{A}$ | D+, D-          |
|                                         | $I_{OZL}$ | $V_{OL} = 0\ \text{V}$       | —               | —    | $\pm 10$ |               |                 |

### USB - AC characteristics

( $V_{BUS} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{DD\_CORE} = 1.65\text{ V to }1.95\text{ V}$ ,  $T_A = -30^\circ\text{C to }+70^\circ\text{C}$ )

| Parameter                       | Symbol | Condition                   | Min. | Typ. | Max.   | Unit     | Applied pin |
|---------------------------------|--------|-----------------------------|------|------|--------|----------|-------------|
| Rise time                       | $T_r$  | CL = 50 pF                  | 4    | —    | 20     | ns       | D+, D-      |
| Fall time                       | $T_f$  | CL = 50 pF                  | 4    | —    | 20     | ns       |             |
| Rise/fall time ratio            | TRFM   | (TR/TF)                     | 90   | —    | 111.11 | %        |             |
| Output signal crossover voltage | VCRS   | —                           | 1.3  | —    | 2      | V        |             |
| Driver output resistance        | ZDRV   | During steady-state driving | 28   | —    | 44     | $\Omega$ |             |

### USB - ADC Characteristics

| Parameter                    | Symbol     | Condition                                                  | Min. | Typ.      | Max. | Unit | Remarks       |
|------------------------------|------------|------------------------------------------------------------|------|-----------|------|------|---------------|
| Resolution                   | n          | Analog input source impedance<br>$R_i < 5\ \text{k}\Omega$ | —    | —         | 8    | bit  |               |
| Linearity error              | INL        |                                                            | —    | $\pm 0.5$ | —    | LSB  |               |
| Differential linearity error | DNL        |                                                            | —    | $\pm 0.5$ | —    | LSB  |               |
| Zero scale error             | Efs        |                                                            | —    | +2        | —    | LSB  |               |
| Full scale error             | Ezs        |                                                            | —    | -2        | —    | LSB  |               |
| Conversion time              | $T_{conv}$ |                                                            | —    | 6.7       | —    | 26.7 | $\mu\text{s}$ |





Figure 15. A/D External Filter Circuit



Crosstalk is the difference between the A/D conversion results when the same analog input is applied to AIN0 through AIN3 (right side of figure) and the A/D conversion results of the circuit on the left.

**Figure 16. Crosstalk Measurements**

## JTAG Pins (ARM Side, Teak DSP Side)

### AC characteristics

( $V_{BUS} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{DD\_CORE} = 1.65\text{ V to }1.95\text{ V}$ ,  $T_A = -30^\circ\text{C to }+70^\circ\text{C}$ )


| Parameter               | Symbol         | Condition  | Min. | Typ. | Max. | Unit          | Applied pin |
|-------------------------|----------------|------------|------|------|------|---------------|-------------|
| nTRST input pulse width | $t_{W\_NTRST}$ | CL = 50 pF | —    | —    | 1    | $\mu\text{s}$ | NTRSTA      |
| TCK maximum frequency   | $f_{TCK}$      |            | —    | —    | 5    | MHz           | TCKA, TCKT  |
| TDI input setup time    | $t_{S\_TDI}$   |            | 25   | —    | —    | ns            | TDIA, TDIT  |
| TDI input hold time     | $t_{H\_TDI}$   |            | 25   | —    | —    | ns            |             |
| TMS input setup time    | $t_{S\_TMS}$   |            | 25   | —    | —    | ns            | TMSA, TMST  |
| TMS input hold time     | $t_{H\_TMS}$   |            | 25   | —    | —    | ns            |             |
| TDO output delay time   | $t_{D\_TDO}$   |            | —    | —    | 100  | ns            | TDOA, TDOT  |
| TINTP output delay time | $t_{D\_TINT}$  |            | —    | —    | 100  | ns            | TINTP       |



## *Development Environment*

- SDT2.51  
ARM Software Development Toolkit (C Compiler, C Linker, Assembler)
- Oki ADI board  
Interface board for device having the same interface as ARM Multi-ICE.  
Oki is selling it under license from ARM.
- ML675200 SDK (Under Development)  
Digital audio player software development kit (Sample software and board etc.)

Package Dimensions



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before performing reflow mounting, contact the responsible Oki sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

Figure 17. P-LFBGA144-1111-0.80

*Related Oki Documents for the ML675200/Q5200* <sup>[1]</sup>

| Document               | Date        |
|------------------------|-------------|
| ML675200 User's Manual | April, 2003 |

1. Available on the Oki Semiconductor web site [www.okisemi.com/us](http://www.okisemi.com/us).

## Notice

The information contained herein can change without notice owing to product and/or technical improvements.

Please make sure before using the product that the information you are referring to is up-to-date.

The outline of action and examples of application circuits described herein have been chosen as an explanation of the standard action and performance of the product. When you actually plan to use the product, please ensure that the outside conditions are reflected in the actual circuit and assembly designs.

Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters outside the specified maximum ratings or operation outside the specified operating range.

Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.

When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges, including but not limited to operating voltage, power dissipation, and operating temperature.

The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products

are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to: traffic control, automotive, safety, aerospace, nuclear power control, and medical, including life support and maintenance.

Certain parts in this document may need governmental approval before they can be exported to certain countries. The purchaser assumes the responsibility of determining the legality of export of these parts and will take appropriate and necessary steps, at their own expense, for export to another country.

Oki Semiconductor reserves the right to make changes in specifications at any time and without notice. This information furnished by Oki Semiconductor in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Oki Semiconductor for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Oki.

### Trademarks:

µPlat is a trademark of Oki Semiconductor. ARM, ARM7TDMI, and the ARM Powered Logo are registered trademarks, and AMBA, ARM7, and Multi-ICE are trademarks of Advanced RISC Machines, Ltd.

Copyright 2003 Oki Semiconductor

---

## Regional Sales Offices – Semiconductor Products

### Northwest Area

785 N. Mary Avenue  
Sunnyvale, CA 94085  
Tel: 408/720-1900  
Fax: 408/720-8965

### Northeast Area

Shattuck Office Center  
138 River Road  
Andover, MA 01810  
Tel: 978/688-8687  
Fax: 978/688-8896

### North Central Area

300 Park Blvd., Suite 365  
Itasca, IL 60143  
Tel: 630/250-1313  
Fax: 630/250-1414

### Southwest and South Central Area

1902 Wright Place, Suite 200  
Carlsbad, CA 92008  
Tel: 760/918-5830  
760/918-5832  
Fax: 760/918-5505

### Southeast Area

4800 Whitesburg Drive # 30  
PMB 263  
Huntsville, AL 35802  
Tel: 256/468-7037

### Oki Web Site:

<http://www.okisemi.com/us>

April 2003

# Oki Semiconductor

### Corporate Headquarters

785 N. Mary Avenue  
Sunnyvale, CA 94085-2909  
Tel: 408/720-1900  
Fax: 408/720-1918

---