

LZ1440

BiCMOS High Voltage Driver IC

Description

The LZ1440 is a 40-bit serial input/parallel output high voltage driver IC fabricated using BiCMOS process technology. This driver consists of two 20-bit shift registers, latch circuit, and high voltage push-pull type driver unit.


As for the data shift system, it features a double speed transfer system in which shift register 1 and shift register 2 are shifted at clock rise and fall respectively.

It is best suited to use in EL display panels and plasma display panels.


Features

1. High voltage output : 70V
2. Large current drive output : $\pm 15\text{mA}$ (MAX.)
3. Push-pull output : 40 outputs
4. High-speed data transfer : 8MHz
5. Bidirectional data shift function
6. 64-pin flat package (ternary directions)

Pin Connections



Block Diagram



SHARP

■ Pin Functions

Pin No.	I/O	Symbol	Pin name	Pin No.	I/O	Symbol	Pin name
1	O	HV ₁	Driver output 1	33		NC	Non-connection
2	O	HV ₂	Driver output 2	34		NC	Non-connection
3	O	HV ₃	Driver output 3	35	I	LATCH	Latch
4	O	HV ₄	Driver output 4	36		V _{DD}	Power supply
5	O	HV ₅	Driver output 5	37	I	R/L	Shift direction selector
6	O	HV ₆	Driver output 6	38	I	EL	Output all "Low"
7	O	HV ₇	Driver output 7	39	I/O	SD ₂ (R)	Data input and output 2
8	O	HV ₈	Driver output 8	40	I/O	SD ₁ (R)	Data input and output 1
9	O	HV ₉	Driver output 9	41		GND	Ground (driver)
10	O	HV ₁₀	Driver output 10	42		GND	Ground (driver)
11	O	HV ₁₁	Driver output 11	43		NC	Non-connection
12	O	HV ₁₂	Driver output 12	44		V _{CC}	Power supply
13	O	HV ₁₃	Driver output 13	45	O	HV ₂₁	Driver output 21
14	O	HV ₁₄	Driver output 14	46	O	HV ₂₂	Driver output 22
15	O	HV ₁₅	Driver output 15	47	O	HV ₂₃	Driver output 23
16	O	HV ₁₆	Driver output 16	48	O	HV ₂₄	Driver output 24
17	O	HV ₁₇	Driver output 17	49	O	HV ₂₅	Driver output 25
18	O	HV ₁₈	Driver output 18	50	O	HV ₂₆	Driver output 26
19	O	HV ₁₉	Driver output 19	51	O	HV ₂₇	Driver output 27
20	O	HV ₂₀	Driver output 20	52	O	HV ₂₈	Driver output 28
21		V _{CC}	Power supply	53	O	HV ₂₉	Driver output 29
22		NC	Non-connection	54	O	HV ₃₀	Driver output 30
23		GND	Ground (driver)	55	O	HV ₃₁	Driver output 31
24		GND	Ground (driver)	56	O	HV ₃₂	Driver output 32
25	I/O	SD ₁ (L)	Data input and output 1	57	O	HV ₃₃	Driver output 33
26	I/O	SD ₂ (L)	Data input and output 2	58	O	HV ₃₄	Driver output 34
27	I	EL	Output all "Low"	59	O	HV ₃₅	Driver output 35
28	I	R/L	Shift direction selector	60	O	HV ₃₆	Driver output 36
29		V _{DD}	Power supply	61	O	HV ₃₇	Driver output 37
30		NC	Non-connection	62	O	HV ₃₈	Driver output 38
31	I	CLOCK	Clock	63	O	HV ₃₉	Driver output 39
32		GND	Ground (logic)	64	O	HV ₄₀	Driver output 40



BiCMOS High Voltage Driver IC

T-43-24

LZ1440

■ Absolute Maximum Ratings

(Ta=25°C)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	Logic	V _{DD} Reference to GND	-0.3 to +7.0	V
	Driver	V _{CC} Reference to GND	-0.3 to +70	V
Input voltage	V _{IN}	Reference to GND	-0.3 to (V _{DD} +0.3)	V
Power dissipation	P _D		900	mW
P _D derating ratio	ΔP _D /°C	Ta ≥ 25°C	8	mW/°C
Operating temperature	T _{opr}		-40 to +85	°C
Storage temperature	T _{stg}		-55 to +150	°C

■ Recommended Operating Conditions

(Ta = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	Logic	V _{DD}	4.5	5.0	5.5	V
	Driver	V _{CC}		60		V
Output "High" current	I _{OH}	SD pin			-2	mA
		HVn pins			-15	mA
Output "Low" current	I _{OL}	SD pin			2	mA
		HVn pins			15	mA
Input voltage	V _{IN}		0		V _{DD}	V
Clock frequency	f _{CLK}				8	MHz
Clock pulse width	t _{w(CLK)}		60			ns

■ DC Characteristics

(V_{DD}=4.5 to 5.5V, V_{CC}=60V, Ta=-40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input "High" voltage	V _{IH}		V _{DD} -1.0		V _{DD}	V
Input "Low" voltage	V _{IL}		0		1.0	V
Input current	I _{IN}	V _{IN} =GND or V _{DD}			±10	μA
Output "High" voltage	V _{OH}	SD pin	I _{OH} =-0.5mA	V _{DD} -1.0		V
		HVn pins	I _{OH} =-10 μA	V _{CC} -4.0		V
			I _{OH} =-12mA	V _{CC} -8.0		V
Output "Low" voltage	V _{OL}	SD pin	I _{OL} =0.5mA		1.0	V
		HVn pins	I _{OL} =10 μA		1.0	V
			I _{OL} =12mA		5	V
Output diode voltage	V _F	I _F =-12mA			-2.5	V
Current consumption (V _{DD} =5V, V _{CC} =60V)	I _{DD1}	All input pins : GND potential All output pins : Open			500	μA
	I _{DD2}	f _{CLK} =6MHz, f _{SD} =3MHz, C _L =20pF LATCH, EL, R/L pins : V _{DD} potential			12	mA
	I _{CCH}	All HV output pins : "High"			12	mA
	I _{CCL}	All HV output pins : "Low"			10	μA

SHARP

AC Characteristics

(V_{DD}=4.5 to 5.5V, V_{CC}=60V, T_a=-40 to +85°C, V_{IN}=V_{DD} or GND)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum operating frequency	f(max)		8			MHz
Propagation "High" time	t _{PLH}	CLOCK-SD C _L =20pF			100	ns
		CLOCK-HVn C _L =2200pF			10	μs
		LATCH-HVn C _L =2200pF			10	μs
		EL-HVn C _L =2200pF			10	μs
Propagation "Low" time	t _{PHL}	CLOCK-SD C _L =20pF			100	ns
		CLOCK-HVn C _L =2200pF			8	μs
		LATCH-HVn C _L =2200pF			8	μs
		EL-HVn C _L =2200pF			8	μs
Pulse width	t _w	CLOCK	60			ns
		LATCH	60			ns
Data setup time	t _{setup}		25			ns
Latch setup time	t _{Lsetup}		60			ns
Data hold time	t _{hold}		10			ns
Clock rise time	t _r				500	ns
Clock fall time	t _f				500	ns
Maximum output rise time	t _{or}	HVn pins C _L =2200pF			10	μs
Maximum output fall time	t _{of}	HVn pins C _L =2200pF			10	μs



Pin Descriptions

(1) CLOCK (Pin 31)

The CLOCK input for an internal shift register : the shift register 1 (HV₁, HV₃, HV₅, ... HV₃₉ outputs) shifts at the input rising edge, while the shift register 2 (HV₂, HV₄, HV₆, ... HV₄₀ outputs) shifts at the falling edge.

(2) LATCH (Pin 35)

The LATCH input pin is used to latch the shift register output. If it is in High level, the shift register output is transferred to the output buffer as it is. If it is in Low level, the data just before going Low is latched.

(3) EL (Pins 27 and 38)

The EL pin is used to control the output buffer. If it is in High level, the latch circuit output is transferred to the output buffer, while it is in Low level, all driver outputs go Low.

(4) R/L (Pins 28 and 37)

The R/L pin is used to switch the shifting direction of shift registers. If it is in High level the shift register shifts in forward direction, while it shifts in reverse direction in Low level.

(5) SD₁ (L), SD₂ (L), SD₁ (R), and SD₂ (R) (Pins 25, 26, 40 and 39)

The SD₁ (L), SD₂ (L), SD₁ (R) and SD₂ (R) are data I/O pins for shift registers 1 and 2. When High level is given, the driver output becomes High, and when Low level is given, the driver output becomes Low. (In case LATCH=High, EL=High)

(6) HVn (n=1-40) (Pins 1-20, 45-64)

The HVn are high voltage driver output pins which consist of push-pull outputs with N-channel DMOS for the source and N-channel DMOS for the sink.

(7) V_{CC} (Pins 21 and 44)

Both V_{CC} pins are the power supply inputs for the output buffer.

(8) V_{DD} (Pins 29 and 36)

Both V_{DD} pins are the power supply inputs for the logic unit.

(9) GND (Pins 23, 24, 32 41 and 42)

GND pins are the reference power supply inputs.


■ Precautions

As for the power supply pins (V_{DD} , V_{CC} and GND), pins with the same signal name should be externally connected to use on the same potential.


As the $\overline{EL}$ pins 27 and 38, and the R/L pins 28 and 37 are inter-connected respectively, the signal may be input only to one of the two. These inter-connected signals can be connected in daisy chain fashion. In this case, note that the number of devices to be connected is not limitless, and care must be taken for the signal delay. Be sure not to put the signal line out from the middle of the daisy chain to connect to the other device input.

■ Input/Output Circuit Configuration


(1) CLOCK, LATCH, $\overline{EL}$, R/L pins (Input)



(2) SD_1 (L), SD_2 (L), SD_1 (R), SD_2 (R) pins (I/O)



(3) HV_n ($n=1-40$) pins (High voltage output)



Truth Table

Input				Input and output				Driver output							
CLOCK	LATCH	EL	R/L	SD ₁ (L)	SD ₂ (L)	SD ₁ (R)	SD ₂ (R)	HV ₁	HV ₂	HV ₃	HV ₄	...	HV ₃₉	HV ₄₀	
	H	H	H	Dn	Dn	Dn-19	Dn-20	Dn	Dn-1	Dn-1	Dn-2	Dn-1	...	Dn-19	Dn-20
	H	H	H	Dn	Dn	Dn-20	Dn-19	Dn-1	Dn	Dn-2	Dn-1	...	Dn-20	Dn-19	
	L	H	H	Dn	Dn	Dn-19	Dn-20	Dn-1	Dn-1	Dn-2	Dn-2	...	Dn-20	Dn-20	
	L	H	H	Dn	Dn	Dn-20	Dn-19	Dn-1	Dn-1	Dn-2	Dn-2	...	Dn-20	Dn-20	
	H	L	H	Dn	Dn	Dn-19	Dn-20	L	L	L	L	...	L	L	
	H	L	H	Dn	Dn	Dn-20	Dn-19	L	L	L	L	...	L	L	
	L	L	H	Dn	Dn	Dn-19	Dn-20	L	L	L	L	...	L	L	
	L	L	H	Dn	Dn	Dn-20	Dn-19	L	L	L	L	...	L	L	
	H	H	L	Dn-19	Dn-20	Dn	Dn	Dn-19	Dn-20	Dn-18	Dn-19	...	Dn	Dn-1	
	H	H	L	Dn-20	Dn-19	Dn	Dn	Dn-20	Dn-19	Dn-18	Dn-18	...	Dn-1	Dn	
	L	H	L	Dn-19	Dn-20	Dn	Dn	Dn-20	Dn-20	Dn-19	Dn-19	...	Dn-1	Dn-1	
	L	H	L	Dn-20	Dn-19	Dn	Dn	Dn-20	Dn-20	Dn-19	Dn-19	...	Dn-1	Dn-1	
	H	L	L	Dn-19	Dn-20	Dn	Dn	L	L	L	L	...	L	L	
	H	L	L	Dn-20	Dn-19	Dn	Dn	L	L	L	L	...	L	L	
	L	L	L	Dn-19	Dn-20	Dn	Dn	L	L	L	L	...	L	L	
	L	L	L	Dn-20	Dn-19	Dn	Dn	L	L	L	L	...	L	L	

LATCH and EL are asynchronous for CLOCK.
I/O data inside represent the input data.






Shift Direction

R/L pin	Data input	Shift sequence	Data output	Remarks
H	SD ₁ (L)	HV ₁ →HV ₃ →HV ₅ →...→HV ₃₉	SD ₁ (R)	Forward direction
	SD ₂ (L)	HV ₂ →HV ₄ →HV ₆ →...→HV ₄₀	SD ₂ (R)	
L	SD ₁ (R)	HV ₃₉ →HV ₃₇ →HV ₃₅ →...→HV ₁	SD ₁ (L)	Reverse direction
	SD ₂ (R)	HV ₄₀ →HV ₃₈ →HV ₃₆ →...→HV ₂	SD ₂ (L)	

T-43-24

■ Timing Diagrams

(1) CLOCK-SD, HV_n(2) CLOCK-LATCH-HV_n(3) EL-HV_n

SHARP