

CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

IDT7130SA/LA IDT7140SA/LA

FEATURES

- High-speed access
 - —Military: 25/35/55/100ns (max.) -Commercial: 25/35/55/100ns (max.)
 - —Commercial: 20ns in PLCC only for 7130

INTEGRATED DEVICE

- Low-power operation
 - -IDT7130/IDT7140SA Active: 325mW (typ.) Standby: 5mW (typ.)
 - -IDT7130/IDT7140LA Active: 325mW (typ.) Standby: 1mW (typ.)
- · MASTER IDT7130 easily expands data bus width to 16-or-more-bits using SLAVE IDT7140
- On-chip port arbitration logic (IDT7130 Only)
- BUSY output flag on IDT7130; BUSY input on IDT7140
- INT flag for port-to-port communication
- · Fully asynchronous operation from either port
- · Battery backup operation-2V data retention
- TTL-compatible, single 5V ±10% power supply
- · Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86875
- · Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION


The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MAS-TER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, LCCs, or flatpacks, 52-pin PLCCs and 64-pin TQFPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



NOTES: IDT7130 (MASTER): BUSY is open drain output and requires pullup resistor IDT7140 (SLAVE) BUSY is input

Open drain output: requires pullup resistor

The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES


NOVEMBER 1993

©1993 Integrated Device Technology, Inc

6.1

DSC-1000/4 1





^{*} Index Indicator is PIN 1 ID in package outline.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Ιουτ	DC Output Current	50	50	mA

NOTE:

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0 ⁽²⁾	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

- 1 Vil. (min) = -3 0V for pulse width less than 20ns
- 2 VTERM must not exceed Vcc + 0.5V.

2689 tbl 02

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	ΟV	5.0V ± 10%

2689 tbl 03

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			7130 7140		713 714		
Symbol	Parameter	Test Conditions	Min.	Max.	Max.	Max.	Unit
lu	Current ⁽¹⁾ VIN = 0V to VCC		_	10	_	5	μА
ILO	Output Leakage Current ⁽¹⁾	2.0 ≤ Vcc ≤ 5.5V, ĈE = ViH, Vout = 0V to Vcc	_	10	_	5	μА
Vol	Output Low Voltage (I/O0-I/O7)	IOL = 4mA	_	0.4	_	0.4	٧
VOL	Open Drain Output Low Voltage (BUSY, INT)	lot = 16mA		0.5		0.5	V
VoH	Output High Voltage	IOH = -4mA	2.4		2.4		V

NOTES:

1 At Vcc<2 0V leakages are undefined

2689 tN 04

¹ Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

VTERM must not exceed Vcc + 0.5V.

2689 tbl 05

4825771 0013980 040

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,6) (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	Version		x20 ⁽²⁾ Max.	7140	x25 ⁽³⁾	7140	0x35 0x35 Max.	7130 7140 Typ.	x55	7140	0x100 0x100 Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs open, f = fMAX ⁽⁴⁾	MIL SA LA COM'L. SA LA	125	 265 215	125 125 125 125	300 240 260 210	125 125 75 75	290 230 195 155	65 65	230 185 180 140	65 65 65 65	190 155 180 130	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL and CER ≥ VIH, f = fMAX ⁽⁴⁾	MIL SA LA COM'L. SA LA	30	 65 45	30 30 30 30	80 60 65 45	30 30 25 25	80 60 65 45	25 25 25 25 25	65 55 65 45	25 25 25 25 25	65 45 55 35	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	\overline{CE} L or \overline{CE} R \geq VIH Active Port Outputs Open, $f = fMAX^{(4)}$	MIL. SA LA COM'L. SA LA	80	180 145	80 80 80 80	195 160 175 140	80 80 40 40	185 150 130 95	_	135 110 115 85	40 40 40 40	125 100 110 75	mA
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs	CEL and CER ≥ Vcc -0 2V, VIN ≥ Vcc -0.2V or VIN ≤ 0.2V,f = 0 ⁽⁵⁾	MIL. SA LA COM'L SA LA	10	 15 5	1 0 0.2 1 0 0.2	30 10 15 5	1.0 0.2 1.0 0.2	30 10 15 4	1.0 0.2 1.0 0.2	30 10 15 4	1 0 0.2 1 0 0.2	30 10 15 4	mA
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	CEL or CER ≥ Vcc -0.2V, Vin ≥ Vcc -0.2V or Vin ≤ 0.2V, Active Port Outputs Open, f = fMaX ⁽⁴⁾	MIL SA LA COM'L. SA LA	70	 175 140	70 70 70 70 70	185 150 170 135	70 70 40 35	175 140 115 90	40 35 40 35	120 90 100 75	40 35 40 35	110 80 95 70	mA

NOTES:

- 1. x in part numbers indicates power rating (SA or LA)
- 2. 0°C to +70°C temperature range only, PLCC package only.
- 3. Not available in DIP packages...
- 4 Atf = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V
- f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby
- 6. Vcc=5V, Ta=+25°C for Typ.

DATA RETENTION CHARACTERISTICS (LA Version Only)


Symbol	Parameter	Test Conditions		IDT713 Min.	OLA/IDT714 Typ. ⁽¹⁾	OLA Max.	Unit
VDR	Vcc for Data Retention			2.0			٧
-ICCDR	Data Retention Current		Mil.		100	4000	μΑ
		Vcc = 2 0V, CE ≥ Vcc -0.2V	Com'l.	_	100	1500	μΑ
tcon(3)	Chip Deselect to Data	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V		0	_	_	ns
	Retention Time	VIIVE VOO 0.21 OI VIIV 3 0 21					
tR ⁽³⁾	Operation Recovery			tac ⁽²⁾	_		ns
	Time						

NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2 tnc = Read Cycle Time
- 3. This parameter is guaranteed but not tested

2689 tbl 06

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load	GND to 3.0V 5ns 1.5V 1.5V ee Figures 1, 2, and 3
--	--

2689 tbl 07





Figure 1. Output Load



* Including scope and jig




Figure 2. Output Load (for thz, tlz, twz, and tow)

2689 drw 07

6.1


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

		7130			7130x25 ⁽⁵⁾ 7140x25 ⁽⁵⁾		x35 x35	7130x55 7140x55		7130x100 7140x100			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cy	cle	•				1							
trc	Read Cycle Time	20		25		35	_	55		100		ns	
taa	Address Access Time	_	20	<u> </u>	25		35		55		100	ns	
TACE	Chip Enable Access Time		20	<u> 1 —</u>	25		35		55		100	ns	
tage	Output Enable Access Time		11	<u> </u>	12	<u> </u>	25		35		40	ns	
tон	Output Hold From Address Change	0	_	0	_	0		0	_	10		ns	
tLZ	Output Low-Z Time(1,4)	0		0		0	-	5		5	_	ns	
tHZ	Output High-Z Time ^(1,4)	T —	10	<u> </u>	10	-	15	_	25	1	40	ns	
t PU	Chip Enable to Power Up Time ⁽⁴⁾	0		0	_	0	_	0	_	0		ns	
t PD	Chip Disable to Power Down Time ⁽⁴⁾	Τ=	50	_	50	-	50		50	ı	50	ns	
NOTES:											21	689 tbl 0	

NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage load (Figure 2).
- 2. 0°C to $+70^{\circ}\text{C}$ temperature range only, PLCC package only.
- 3. "x" in part numbers indicates power rating (SA or LA).
- This parameter is guaranteed but not tested
- 5 Not available in DIP packages.


TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)




NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, CE = VIL.
- 3. Addresses valid prior to or coincident with CE transition low.
 4. OE = Vil..

2689 drw 09





NOTES:

- R/W is high for Read Cycles.
- Device is continuously enabled, $\overline{CE} = Ville$
- Addresses valid prior to or coincident with CE transition low

 $\overline{OE} = VIL$

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

		7130	x20 ⁽²⁾	7130) 7140)		1	0x35 0x35		0x55 0x55	7130 7140		
Symbol	Parameter	Min.	Max.	1	Max.	Min.	Max.		Max.	Min.		Unit
Write Cy	rcle										.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
twc	Write Cycle Time ⁽³⁾	20		25	_	35	_	55	_	100	-	ns
tew	Chip Enable to End-of-Write	15	_	20	_	30		40	_	90	_	ns
taw	Address Valid to End-of-Write	15		20	_	30	_	40	_	90	_	ns
tas	Address Set-up Time	0	_	0		0	_	0	_	0		กร
twp	Write Pulse Width ⁽⁴⁾	15		15		25	_	30	_	55	_	ns
twr	Write Recovery Time	0	_	0	_	0		0	_	0		пѕ
tDW	Data Valid to End-of-Write	10	_	12		15	_	20		40	_	ns
tHZ	Output High-Z Time ⁽¹⁾	T	10		10	_	15		25	_	40	ns
tDH	Data Hold Time	0		0		0	_	0		0	_	ns
twz	Write Enabled to Output in High-Z ⁽¹⁾		10	_	10	_	15	_	30	_	40	ns
tow	Output Active From End-of-Write ⁽¹⁾	0	_	0		0		0		0	_	пѕ

- Transition is measured ±500mV from low or high impedance voltage with load(Figure 2). This parameter guaranteed but not tested
- 0°C to +70°C temperature range only, PLCC package only
- For MASTER/SLAVE combination, two = tBAA + twp
- Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 6) "x" in part numbers indicates power rating (SA or LA)
- Not available in DIP packages

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter (1)	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	$V_{1N} = 0V$	11	pF


NOTE:

This parameter is determined by device characterization but is not production tested


6.1

2689 tbl 09

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1,2,3,6)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1,2,3,5)



2689 drw 11

NOTES:

- 1. Either R/W or CE must be high during all address transitions.
- A write occurs during the overlap (tew or twr) of a low CE and a low R/W.
 twn is measured from the earlier of CE or R/W going high to the end of the write cycle.

- During this period, the I/O pins are in the output state and input signals must not be applied.
 If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
 If OE is low during a R/W controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾


		7130)x20 ⁽¹⁾	7130	x25 ⁽⁹⁾	713	0x35	7130	0x55	713	0x100	
				7140	x25 ⁽⁹⁾	714	0x35	7140	0x55	714	0x100	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy T	Busy Timing (For Master IDT7130 Only)											
t BAA	BUSY Access Time from Address	-	25		25		35		45	_	50	ns
18DA	BUSY Disable Time from Address		20		20		30	_	40	_	50	ns
t BAC	BUSY Access Time from Chip Enable		20	_	20	1	30	ı	35		50	ns
tBDC	BUSY Disable Time from Chip Enable		20		20		25	_	30		50	ns
twoo	Write Pulse to Data Delay(2)	_	50	<u>L</u> —	50	_	60	_	80	_	120	ns
todo	Write Data Valid to Read Data Delay(2)	ł	35	_	35		35	_	55	_	100	ns
taps	Arbitration Priority Set-up Time(3)	5	—	5		5		5		5	_	ns
tBDD	BUSY Disable to Valid Data ⁽⁴⁾	_	Note 4		Note 4	_	Note 4	_	Note 4	_	Note 4	ns
Busy T	iming (For Slave IDT7140 Only)											
twB	Write to BUSY Input ⁽⁵⁾			0		0	_	0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁶⁾			15		20	_	20		20	_	ns
twon	Write Pulse to Data Delay ⁽⁸⁾		_	_	50	-	60	_	80	_	120	ns
todo	Write Data Valid to Read Data Delay(8)		_	_	35		35	_	55	_	100	ns

NOTES:

2689 tbl 11

- 1 0°C to +70°C temperature range only, PLCC package only
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7130 only)"
- 3 To ensure that the earlier of the two ports wins
- tbbb is a calculated parameter and is the greater of 0, twbb-twp (actual) or tbbb tbw (actual)
- 5 To ensure that the write cycle is inhibited during contention
- To ensure that a write cycle is completed after contention
- 7 "x" in part numbers indicates power rating (SA or LA)
- 8 Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7140 Only)".
- Not available in DIP packages


TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT7130 ONLY)



NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (1,2,3) (FOR SLAVE IDT7140 ONLY)



NOTES:


- 1. Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.

2689 drw 13

2689 drw 12

40

TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7140 ONLY)



6.1

10


68E

TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION (FOR MASTER IDT7130 ONLY)

CEL VALID FIRST:

CEL

BUSYL




tBDC:

2689 drw 16

TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (1) (FOR MASTER IDT7130 ONLY)

trac.

LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:

ADDR R

ADDRESSES MATCH

ADDRESSES DO NOT MATCH

ADDRESSES DO NOT MATCH

BUSY L

NOTE: 1 CEL = CER = VIL

2889 drw 18

6.1

11

2689 drw 17

4825771

DEVICE INTEGRATED

68

0013988

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾


		7130	7130x20 ⁽¹⁾ 7130x25 ⁽³⁾ 7140x25 ⁽³⁾			0x35 0x35		0x55 0x55	7130 7140			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrup	t Timing											
tas	Address Set-up Time	0		0		0	_	0	_	0		ns
twn	Write Recovery Time	0	_	0		0	_	0		0	_	ns
tins	Interrupt Set Time		25		25	<u> </u>	35		45	_	60	ns
ting	Interrupt Reset Time		25		25	_	35	Τ_	45	-	60	ns

NOTES:

- 0°C to +70°C temperature range only, PLCC package only.
- "x" in part numbers indicates power rating (SA or LA).
- Not available in DIP packages .


TIMING WAVEFORM OF INTERRUPT MODE

LEFT SIDE SETS INTR:(1)



2689 drw 19

RIGHT SIDE CLEAR INTR:(2)




NOTES:


- 1. CEL = Low, BUSYL = High.
- 2. CER = Low, BUSYR = High.

INTEGRATED DEVICE

RIGHT SIDE SETS INTL:(1)




LEFT SIDE CLEAR INTL:(2)



NOTES:

- 1 ĈER = Low, BUSYR = High 2. ĈEL = Low, BUSYL = High

16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. In IDT7140 (SLAVE), BUSY-IN inhibits write - there is no arbitration

2689 drw 23

6.1

13

FUNCTIONAL DESCRIPTION:

The IDT7130/IDT7140 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. Noncontention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (\$\overline{INT}\$) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\$\overline{INTL}\$) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag (\$\overline{INTR}\$) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (\$\overline{INTR}\$), the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is user defined. If the interrupt function is not used, address locations 3FE or 3FF are not used as mailboxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CE} L and \overline{CE} R for access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation and $\overline{ADDR/CE}$ conditions which produced the contention state are removed.

DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

P8E D

■ 4825771 0013991 926 **■**IDT

INTEGRATED DEVICE

TRUTH TABLES

TABLE I – NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

Le	ft Or I	Right	Port ⁽¹⁾	
R/₩	CE	Œ	D0-7	Function
X	Н	Х	Z	Port Disabled and in Power
				Down Mode ISB2 or ISB4
Х	Н	Х	Z	CER = CEL = H, Power Down
				Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written into Memory (2)
H	L	L	DATAcut	Data in Memory Output on Port (3)
Н	L	Н	Z	High Impedance Outputs

NOTES:

2689 tbl 13

- 1 AoL-A10L ≠ A0R-A10R
- 2 If BUSY = L, data is not written
- 3 If BUSY = L, data may not be valid, see two and too timing
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE II - INTERRUPT FLAG(1,4)

Left Port					Right Port					ļ
R/WL	CEL	OEL	AOL-A10L	INTL	R/ W R	СĒ	ŌĒR	AOL-A10R	INTR	Function
	L	Х	3FF	Х	Х	Х	Х	Х	L(2)	Set Right INTR Flag
X	X	Х	×	X	Х	L	L	3FF	H ⁽³⁾	Reset Right INTR Flag
	X	X	X	L ⁽³⁾	L	L	Х	3FE	Х	Set Left INTL Flag
 ŷ −	 	i	3FE	H ⁽²⁾	X	Х	Х	Х	Х	Reset Left INTL Flag
NOTES:		<u> </u>	1							2689 tbl 14

NOTES:

- 1 Assumes BUSYL = BUSYR = H
- 2 If BUSYL = L, then NC.
- 3 If BUSYR = L, then NC
- 4 H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

TABLE III - ARBITRATION(1,2)

		nt Port		igs		
AoL-A9L	CER	Aon-Aon	BUSYL	BUSYR	Function ⁽³⁾	
X	Н	X	Н	Н	No Contention	
×	Н	X	Н	Н	No Contention	
X	L	X	Н	Н	No Contention	
≠ AoR-A9R	L	≠ AoL-A9L	Н	Н	No Contention	
ration With CE Lo	ow Before Add	ress Match				
LV5R	L	LV5R	Н	L	L-Port Wins	
RV5L	L	RV5L	L	Н	R-Port Wins	
Same	L	Same	Н	L	Arbitration Resolved	
Same	L	Same	L	Н	Arbitration Resolved	
With Address M	latch Before C					
= Aor-Aor	LL5R	= AoL-A9L	Н	L	L-Port Wins	
= A0R-A9R	RL5L	= AoL-A9L	L	Н	R-Port Wins	
= Aor-Aor	LW5R	= A0L-A9L	Н	Ĺ	Arbitration Resolved	
= A on- A on	LW5R	= AoL-AoL	L	Н	Arbitration Resolved	
	X X	X H X L ≠ A0R-A9R L ration With CE Low Before Add LV5R L RV5L L Same L Same L With Address Match Before C = A0R-A9R LL5R = A0R-A9R RL5L = A0R-A9R LW5R	X	X H X H X L X H ≠ A0R-A9R L ≠ A0L-A9L H ration With CE Low Before Address Match LV5R L LV5R H RV5L L RV5L L Same L Same H Same L Same L With Address Match Before CE = A0R-A9R RL5L = A0L-A9L H = A0R-A9R LW5R = A0L-A9L H LW5R H EARL SAME H EARL SAME H EARL SAME L WITH Address Match Before CE = A0R-A9R RL5L = A0L-A9L H EARL SAME L EARL SAME L EARL SAME L EARL SAME H EARL SAME H EARL SAME L EARL SA	X H X H H X L X H H ≠ A0R-A9R L ≠ A0L-A9L H H #ation With CE Low Before Address Match L LV5R H L RV5L L RV5L L H Same L Same H L Same L Same L H With Address Match Before CE = = A0R-A9R LL5R = A0L-A9L H L = A0R-A9R RL5R = A0L-A9L H L H = A0R-A9R LW5R = A0L-A9L H L	

NOTES:

1 INT Flags Don't Care

2 X = DON'T CARE, L = LOW, H = HIGH

LV5R = Left Address Valid ≥ 5ns before right address

RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left CE = LOW ≥ 5ns before Right CE.


RL5L = Right CE = LOW ≥ 5ns before Left CE

LW5R = Left and Right CE = LOW within 5ns of each other

 Arbitration Resolved = Contention resolved arbitrarily, if specified taps is not observed, then either BUSYL Or BUSYR will go Low (active), but which one goes Low cannot be predicted

6.1

15



2689 drw 24