

74LCX74

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

General Description

The LCX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q , $\bar{Q}$) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:

LOW input to $\bar{S}_D$ (Set) sets Q to HIGH level

LOW input to $\bar{C}_D$ (Clear) sets Q to LOW level

Clear and Set are independent of clock

Simultaneous LOW on $\bar{C}_D$ and $\bar{S}_D$ makes both Q and $\bar{Q}$

HIGH

Features


- 5V tolerant inputs
- 7.0 ns t_{PD} max, 10 μA I_{CCQ} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- 2.0V–3.6V V_{CC} supply operation
- ± 24 mA output drive
- Implements patented noise/EMI reduction circuitry
- Functionally compatible with 74 series 74
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V

Ordering Code:

Order Number	Package Number	Package Description
74LCX74M	M14A	16-Lead (0.150" Wide) Molded Small Outline Package, SOIC, JEDEC
74LCX74SJ	M14D	14-Lead Small Outline Package, SOIC, EIAJ
74LCX74MTC	MTC14	14-Lead Thin Shrink Small Outline Package, TSSOP




Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



74LCX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

Logic Symbol



Pin Descriptions

Pin Names	Description
D_1, D_2	Data Inputs
CP_1, CP_2	Clock Pulse Inputs
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs

Truth Table

(Each Half)

Inputs				Outputs	
$\overline{S}_D$	$\overline{C}_D$	CP	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	↗	H	H	L
H	H	↗	L	L	H
H	H	L	X	Q_0	$\overline{Q}_0$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

↗ = LOW-to-HIGH Clock Transition

$Q_0(\overline{Q}_0)$ = Previous $Q(\overline{Q})$ before LOW-to-HIGH Transition of Clock

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Value	Conditions	Units
V_{CC}	Supply Voltage	-0.5 to +7.0		V
V_I	DC Input Voltage	-0.5 to +7.0		V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	Output in High or Low State (Note 2)	V
I_{IK}	DC Input Diode Current	-50	$V_I < \text{GND}$	mA
I_{OK}	DC Output Diode Current	-50	$V_O < \text{GND}$	mA
		+50	$V_O > V_{CC}$	
I_O	DC Output Source/Sink Current	± 50		mA
I_{CC}	DC Supply Current per Supply Pin	± 100		mA
I_{GND}	DC Ground Current per Ground Pin	± 100		mA
T_{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Min	Max	Units
V_{CC}	Supply Voltage			V
	Operating	2.0	3.6	
	Data Retention	1.5	3.6	
V_I	Input Voltage	0	5.5	V
V_O	Output Voltage	0	V_{CC}	V
I_{OH}/I_{OL}	Output Current			mA
	$V_{CC} = 3.0V - 3.6V$		± 24	
	$V_{CC} = 2.7V$		± 12	
T_A	Free-Air Operating Temperature	-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Units
				Min	Max	
V_{IH}	HIGH Level Input Voltage		2.7-3.6	2.0		V
V_{IL}	LOW Level Input Voltage		2.7-3.6		0.8	V
V_{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	2.7-3.6	$V_{CC} - 0.2$		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		V
V_{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.7-3.6		0.2	V
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	V
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	V
I_I	Input Leakage Current	$0 \leq V_I \leq 5.5V$	2.7-3.6		± 5.0	μA
I_{OFF}	Power-Off Leakage Current	V_I or $V_O = 5.5V$	0		10	μA
I_{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7-3.6		10	μA
		$3.6V \leq V_I \leq 5.5V$	2.7-3.6		± 10	μA
ΔI_{CC}	Increase in I_{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	μA

AC Electrical Characteristics

Symbol	Parameter	T _A = -40°C to +85°C, C _L = 50pF, R _L = 500Ω				Units
		V _{CC} = 3.3V ±0.3V		V _{CC} = 2.7V		
		Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	150		150		MHz
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	ns
t _{PLH}	CP _n to Q _n or Q̄ _n	1.5	7.0	1.5	8.0	
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	ns
t _{PLH}	C̄ _{Dn} or S̄ _{Dn} to Q _n or Q̄ _n	1.5	7.0	1.5	8.0	
t _S	Setup Time	2.5		2.5		ns
t _H	Hold Time	1.5		1.5		ns
t _W	Pulse Width CP	3.3		3.3		ns
t _W	Pulse Width and C̄ _D , S̄ _D	3.3		3.6		ns
t _{rem}	Removal Time	2.5		3.0		ns
t _{OSHL}	Output to Output Skew		1.0			ns
t _{OSLH}	(Note 4)		1.0			

Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}).




Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25^{\circ}\text{C}$	Unit
				Typical	
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50\text{ pF}, V_{\text{IH}} = 3.3\text{V}, V_{\text{IL}} = 0\text{V}$	3.3	0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50\text{ pF}, V_{\text{IH}} = 3.3\text{V}, V_{\text{IL}} = 0\text{V}$	3.3	-0.8	V



Capacitance

Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	$V_{CC} = \text{Open}, V_i = 0\text{V or } V_{CC}$	7	pF
C_{OUT}	Output Capacitance	$V_{CC} = 3.3\text{V}, V_i = 0\text{V or } V_{CC}$	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3\text{V}, V_i = 0\text{V or } V_{CC}, f = 10\text{ MHz}$	25	pF

Physical Dimensions inches (millimeters) unless otherwise noted



**16-Lead (0.0150" Wide) Molded Small Outline Package JEDEC
Package Number M14A**



**14-Lead Small Outline Package EIAJ (SJ)
Package Number M14D**

