

# OKI semiconductor

## MSM5299B

### DOT MATRIX LCD 80 DOT SEGMENT DRIVER

#### GENERAL DESCRIPTION

The OKI MSM5299BGS is a dot matrix LCD's segment driver LSI which is fabricated by CMOS low power metal gate technology. This LSI consists of 80-bit bidirectional shift register, 80-bit latch, 80-bit level shifter and 80-bit 4-level driver.

It receives the display data, which consists of 4-bit parallel, from the LCD controller LSI, then output the LCD driving waveform to the LCD'.

The MSM5299BGS has the power down function which enables the MSM5299BGS's power consumption low.


The MSM5299BGS can drive a variety of LCD panel because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source.

#### FEATURES


- Supply voltage: 4.5 ~ 5.5 V
- LCD driving voltage: 8 ~ 26 V
- Applicable LCD duty: 1/64 ~ 1/256
- LCD Output : 80
- Bias voltage can be supplied externally
- Power down function
- 4-bit parallel data processing
- Can be interfaced with the LCD controller LSI MSM6255GS
- 100 pin plastic QFP (QFP100-P-1420-K)
- 100 pin -VI plastic QFP (QFP100-P-1420-VIK)

#### PIN CONFIGURATION (TOP VIEW)

(Top view) 80 pin plastic QFP



**BLOCK DIAGRAM**



**TRUTH TABLE**


DF	Latched data	disp off	Display data output level (O <sub>1</sub> ~ O <sub>80</sub> )
L	L	H	V <sub>3</sub>
L	H	H	V <sub>1</sub>
H	L	H	V <sub>4</sub>
H	H	H	V <sub>EE</sub>
X	X	L	V <sub>1</sub>

### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage (1)	$V_{DD}$	$T_a = 25^\circ\text{C}$	$-0.3 \sim 6$	V
Supply voltage (2)	$V_{DD} - V_{EE}^{*1}$	$T_a = 25^\circ\text{C}$	$0 \sim 27$	V
	$V_{DD} - V_{EE}^{*2}$	$T_a = 25^\circ\text{C}$	$0 \sim 30$	V
Input voltage	$V_i$	$T_a = 25^\circ\text{C}$	$-0.3 \sim V_{DD} + 0.3$	V
Storage temperature	$T_{stg}$	—	$-55 \sim +150$	$^\circ\text{C}$

\*1  $V_1 > V_3 > V_4 > V_{EE}$ ,  $V_1 < V_{DD}$

\*2 In case of connecting Resistor ( $R_S \geq 47 \Omega$ ) at  $V_{EE}$  pin




### OPERATING RANGE

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage (1)	$V_{DD}$	—	$4.5 \sim 5.5$	V
Supply voltage (2)	$V_{DD} - V_{EE}^{*1}$	—	$8 \sim 26$	V
	$V_{DD} - V_{EE}^{*2}$	—	$8 \sim 28$	V
Operating temperature	$T_{OP}$	—	$-20 \sim +85$	$^\circ\text{C}$

\*1  $V_1 > V_3 > V_4 > V_{EE}$ ,  $V_1 < V_{DD}$

\*2 In case of connecting resistor ( $R_S \geq 47 \Omega$ ) at  $V_{EE}$  pin



## DC CHARACTERISTICS

( $V_{DD} = 5\text{ V} \pm 10\%$ ,  $T_a = -20 \sim +85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H" Input voltage	$V_{IH}^{*1}$	—	$0.8 V_{DD}$	—	—	V
"L" Input voltage	$V_{IL}^{*1}$	—	—	—	$0.2 V_{DD}$	V
"H" Input current	$I_{IH}^{*1}$	$V_{IH} = V_{DD}$ $V_{DD} = 5.5\text{ V}$	—	—	1	$\mu\text{A}$
"L" Input current	$I_{IL}^{*1}$	$V_{IL} = 0\text{ V}$ $V_{DD} = 5.5\text{ V}$	—	—	-1	$\mu\text{A}$
"H" Output voltage	$V_{OH}^{*2}$	$I_O = -0.2\text{ mA}$ $V_{DD} = 4.5\text{ V}$	$V_{DD} - 0.4$	—	—	V
"L" Output voltage	$V_{OL}^{*2}$	$I_O = 0.2\text{ mA}$ $V_{DD} = 4.5\text{ V}$	—	—	0.4	V
ON resistance	$R_{ON}^{*4}$	$V_{DD} - V_{EE} = 23\text{ V}^{*3}$ $ V_N - V_O  = 0.25\text{ V}$ $V_{DD} = 4.5\text{ V}$	—	1	2	$\text{k}\Omega$
Stand-by current consumption	$I_{DDSBY}$	$CP = 1\text{ MHz}$ $V_{DD} = 5.5\text{ V}$ $V_{DD} - V_{EE} = 26\text{ V}$ , No load <sup>*5</sup>	—	—	200	$\mu\text{A}$
Current consumption (1)	$I_{DD1}$	$CP = 1\text{ MHz}$ $V_{DD} = 5.5\text{ V}$ $V_{DD} - V_{EE} = 26\text{ V}$ , No load <sup>*6</sup>	—	—	4	$\text{mA}$
Current consumption (2)	$I_V$	$CP = 1\text{ MHz}$ $V_{DD} = 5.5\text{ V}$ $V_{DD} - V_{EE} = 26\text{ V}$ , No load <sup>*7</sup>	—	—	$\pm 100$	$\mu\text{A}$
Input capacitance	$C_I$	$f = 1\text{ MHz}$	—	5	—	$\text{pF}$

\*1 Applicable to  $\overline{\text{LOAD}}$ ,  $\overline{\text{CP}}$ ,  $\overline{\text{D}_0} \sim \overline{\text{D}_3}$ ,  $\overline{\text{EL}}$ ,  $\overline{\text{ER}}$ ,  $\overline{\text{SHL}}$ ,  $\overline{\text{DF}}$ ,  $\overline{\text{DISP OFF}}$ , terminals

\*2 Applicable to  $\overline{\text{EL}}$ ,  $\overline{\text{ER}}$  terminals.

\*3  $V_N = V_{DD} \sim V_{EE}$   $V_3 = \frac{13}{15}(V_{DD} - V_{EE})$ ,  $V_2 = \frac{2}{15}(V_{DD} - V_{EE})$ ,  $V_{DD} = V_1$

\*4 Applicable to  $\text{O}_1 \sim \text{O}_{80}$  terminals.

\*5 Display data 1010 –  $\text{DF} = 40\text{ Hz}$ , Current from  $V_{DD}$  to  $V_{SS}$  when the display data is not processing.


\*6 Display data 1010 –  $\text{DF} = 40\text{ Hz}$ , Current from  $V_{DD}$  to  $V_{SS}$  when the display data is processing.

\*7 Display data 1010 –  $\text{DF} = 40\text{ Hz}$ , Current on  $V_1$ ,  $V_3$ ,  $V_4$  and  $V_{EE}$  terminals.

## SWITCHING CHARACTERISTICS

( $V_{DD} = 5\text{ V} \pm 10\%$   $T_a = -20 \sim +85^\circ\text{C}$   $CL = 15\text{ pF}$ )

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
MAX. clock frequency	$f_{CP}$	DUTY = 50%	3.0	—	—	MHz
Clock Load pulse width	$t_W$		125	—	—	ns
Clock pulse Rising/Falling time	$t_r, t_f$		—	—	50	ns
Data set-up time	$t_{DSU}$		100	—	—	ns
Data hold time	$t_{DHD}$		100	—	—	ns
Clock → Load time	$t_{CL}$		63	—	—	ns
Load set-up time	$t_{LSU}$		125	—	—	ns
Load → clock time	$t_{LC}$		63	—	—	ns
Propagation delay time	$t_{PHL}$	$\overline{ER}$ Output $\overline{EL}$ Output	—	—	$\frac{270}{230}$	ns
$\overline{ER}, \overline{EL}$ set-up time	$t_{ESU}$	$\overline{ER}$ Input $\overline{EL}$ Input	$\frac{100}{60}$	—	—	ns





■ DOT MATRIX LCD DRIVER · MSM5299B ■

●  $D_0, D_1, D_2, D_3$

Display data input pins for 4-bit parallel shift register and it is input synchronized with the clock pulse. The combination of  $D_0 \sim D_3$  level, DF signal, display data output level and the display on the LCD panel is described on the table below.

$D_0 \sim D_3$	DF	Display data output level	Display on the LCD
L	L	$V_3$	OFF
H	L	$V_1$	ON
L	H	$V_4$	OFF
H	H	VEE	ON

● LOAD

The signal for latching the shift register contents is input from this pin.  
LOAD pulse "H" level initializes ENABLE F/F.

● DF


Alternate signal input pin for LCD driving. Frame inversion signal is input to this terminal.

● VDD, VSS


Supply voltage pins. VDD should be 4.5 ~ 5.5 V. VSS is a ground pin ( $V_{SS} = 0V$ )

●  $V_1, V_3, V_4, V_{EE}$

Bias supply voltage pin to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source. The figure below shows the case when bias voltage, which determines the LCD driving voltage, is supplied from the external source.  $V_1$  is not necessarily connected with VDD.



The figure below shows the case when the bias voltage is supplied by using Ope-Amps, which enables the bias source low impedance and low power consumption.




- **O<sub>1</sub> ~ O<sub>80</sub>**  
 Display data output pin which corresponds to the respective latch contents. One of V<sub>1</sub>, V<sub>3</sub>, V<sub>4</sub> and V<sub>EE</sub> is selected as a display driving voltage source according to the combination of the latched data level and DF signal. (Refer to the truth table on the right).
- **DISP OFF**  
 Control input pin for display data output level (O<sub>1</sub> ~ O<sub>80</sub>). V<sub>1</sub> level is output from O<sub>1</sub> ~ O<sub>80</sub> pin during "L" level input.  
 LCD becomes non-visual by V<sub>1</sub> level output from every output of segment drivers and every output of common drivers.




### TIMING CHART

1/200 duty, 1/15 Bias



## POWER DOWN FUNCTION

When more than two MSM5299BGSs are being connected in series, cascade connection, power down function of MSM5299BGS can be utilized using the ENABLE F/F (flip flop circuit) in individual MSM5299BGSs. (Regarding the internal circuit configuration of MSM5299BGS, refer to the figure below.) The display data is processed only in the MSM5299BGS, the ENABLE F/F of which is being activated by setting its  $\overline{ER}$  and  $\overline{EL}$  at low level, while the display data is not processed in the MSM5299BGS, the ENABLE F/F of which is not being activated and the low power consumption condition ( $I_{DD} SBY$ ) is being held. The activated condition of this ENABLE F/F is being shifted to next MSM5299BGS one after another so that the ENABLE F/F of only one MSM5299BGS out of the cascade connected MSM5299BGSs should be being activated.



# APPLICATION CIRCUIT

