# 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference 

## General Description

The MAX1420, +3.3V, 12-bit analog-to-digital converter (ADC) features a fully-differential input, pipelined, 12stage ADC architecture with wideband track-and-hold (T/H) and digital error correction, incorporating a fullydifferential signal path. The MAX1420 is optimized for low-power, high dynamic performance applications in imaging and digital communications. The converter operates from a single +3.3 V supply, and consumes only 221 mW . The fully-differential input stage has a small signal -3 dB bandwidth of 400 MHz and may be operated with single-ended inputs.
An internal +2.048 V precision bandgap reference sets the full-scale range of the ADC. A flexible reference structure accommodates an internal reference, or externally applied buffered or unbuffered reference for applications that require increased accuracy and a different input voltage range.
In addition to low operating power, the MAX1420 features two power-down modes: reference power-down and shutdown mode. In reference power-down, the internal bandgap reference is deactivated, which results in a typical $2 m A$ supply current reduction. A full shutdown mode is available to maximize power savings during idle periods.
The MAX1420 provides parallel, offset binary, CMOScompatible three-state outputs.
The MAX1420 is available in a $7 \mathrm{~mm} \times 7 \mathrm{~mm}, 48$-pin TQFP package, and is specified over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and the extended industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) temperature range.
Pin-compatible lower speed versions of the MAX1420 are also available. Please refer to the MAX1421 data sheet for 40 Msps and the MAX1422 data sheet for 20Msps.

Applications
Medical Ultrasound Imaging
CCD Pixel Processing
IR Focal Plane Arrays
Radar
IF \& Baseband Digitization

## Functional diagram appears at end of data sheet.

- +3.3V Single Power Supply
- 67dB SNR at fin $=5 \mathrm{MHz}$
-66dB SNR at fin $=15 \mathrm{MHz}$
- Internal +2.048V Precision Bandgap Reference
- Differential, Wideband Input T/H Amplifier
- Power-Down Modes:

218mW (Reference Shutdown Mode) 10 1 W (Shutdown Mode)

- Space-Saving 48-Pin TQFP Package

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX1420CCM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 TQFP |
| MAX1420ECM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TQFP |

Pin Configuration


## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

## ABSOLUTE MAXIMUM RATINGS

| AVDD, DVDD | -0.3V to +4V |
| :---: | :---: |
| DV ${ }_{\text {DD }}, A V_{\text {DD }}$ to DGND. | -0.3V to +4V |
| DGND to AGND. | -0.3 V to +0.3 V |

INP, INN, REFP, REFN, REFIN,
CML, CLK, $\overline{C L K}$....................(AGND - 0.3V) to (AVDD +0.3 V )
D0-D11, OE, PD ......................(DGND - 0.3V) to (DVDD + 0.3V)
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
48 -Pin TQFP (derate $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )........ 1000 mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{\text {AVDD }}=V_{\text {DVDD }}=+3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V} I \mathrm{~N}= \pm 1.024 \mathrm{~V}\right.$, differential input voltage at -0.5 dB FS, internal reference, $\mathrm{f} C L \mathrm{~K}=$ 62.5 MHz ( $50 \%$ duty cycle), digital output load $C_{L} \approx 10 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |  |
| Resolution | RES |  |  | 12 |  | Bits |
| Differential Nonlinearity | DNL | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, no missing codes | -1 |  | 1 | LSB |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\pm 0.5$ |  |  |  |
| Integral Nonlinearity | INL | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\pm 2$ |  |  | LSB |
| Mid-scale Offset | MSO |  | -3 | . 75 | 3 | \%FSR |
| Mid-scale Offset Temperature Coefficient | MSOTC |  | $3 \times 10-4$ |  |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| Gain Error | GE | Internal reference (Note 1) | -5 | $\pm 0.1$ | 5 | \%FSR |
|  |  | External reference applied to REFIN (Note 2) | -5 | $\pm 0.2$ | 5 |  |
|  |  | External reference applied to REFP, CML, and REFN (Note 3) | -1.5 |  | 1.5 |  |
| Gain Error Temperature Coefficient | GETC | External reference applied to REFP, CML, and REFN (Note 3) |  | x 106 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| DYNAMIC PERFORMANCE (fCLK $=60 \mathrm{MHz}$, 4096-point FFT) |  |  |  |  |  |  |
| Signal-to-Noise Ratio | SNR | $\mathrm{fIN}=5 \mathrm{MHz}$ |  | 67 |  | dB |
|  |  | $\mathrm{fin}^{\prime}=15 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 62 | 66 |  |  |
| Spurious-Free Dynamic Range | SFDR | $\mathrm{fin}=5 \mathrm{MHz}$ |  | 72 |  | dB |
|  |  | $\mathrm{fin}_{\mathrm{N}}=15 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 64 | 72 |  |  |
| Total Harmonic Distortion | THD | $\mathrm{fiN}=5 \mathrm{MHz}$ |  | -70 |  | dB |
|  |  | $\mathrm{fin}^{\mathrm{N}}=15 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -69 | -62 |  |
| Signal-to-Noise and Distortion | SINAD | $\mathrm{fin}=5 \mathrm{MHz}$ |  | 64.5 |  | dB |
|  |  | $\mathrm{fin}^{\prime}=15 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 58.5 | 63 |  |  |
| Effective Number of Bits | ENOB | $\mathrm{fiN}=5 \mathrm{MHz}$ |  | 10.4 |  | Bits |
|  |  | $\mathrm{fIN}=15 \mathrm{MHz}$ |  | 10.2 |  |  |
| Two-Tone Intermodulation Distortion | IMD | $\begin{aligned} & \mathrm{f} \mathrm{IN} 1=11.566036 \mathrm{MHz}, \\ & \mathrm{f} \mathrm{I} 2=13.4119138 \mathrm{MHz}(\text { Note } 4) \end{aligned}$ |  | -74 |  | dBc |

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD }}=V_{D V D D}=+3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V} / \mathrm{N}= \pm 1.024 \mathrm{~V}\right.$, differential input voltage at -0.5 dB FS, internal reference, $\mathrm{f} C \mathrm{LK}=$ 62.5 MHz ( $50 \%$ duty cycle), digital output load $C_{L} \approx 10 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :--- | :---: | :---: | :---: | UNITS

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD }}=V_{D V D D}=+3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}\right.$ IN $= \pm 1.024 \mathrm{~V}$, differential input voltage at -0.5 dB FS, internal reference, $\mathrm{f} C \mathrm{LK}=$ 62.5 MHz ( $50 \%$ duty cycle), digital output load $C_{L} \approx 10 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Reference Voltage Range | V DIFF | $V_{\text {DIFF }}=V_{\text {REFP }}-V_{\text {REF }}$ |  | $\begin{aligned} & 1.024 \\ & \pm 10 \% \end{aligned}$ |  | V |
| CML Input Voltage Range | $\mathrm{V}_{\text {CML }}$ |  |  | $\begin{gathered} 1.65 \\ \pm 10 \% \end{gathered}$ |  | V |
| REFP Input Voltage Range | $V_{\text {REFP }}$ |  |  | $V_{\text {CML }}+$ <br> VDIFF/2 |  | V |
| REFN Input Voltage Range | $V_{\text {REF }}$ |  |  | VCML - <br> VIIFF/2 |  | V |
| DIGITAL INPUTS (CLK, $\overline{\mathrm{CLK}}, \mathrm{PD}, \overline{\mathrm{OE}})$ |  |  |  |  |  |  |
| Input Logic High | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{gathered} 0.7 \times \\ \text { VDVDD } \end{gathered}$ |  |  | V |
| Input Logic Low | VIL |  |  |  | $\begin{gathered} 0.3 \times \\ \text { VDVDD }^{2} \end{gathered}$ | V |
| Input Current |  | CLK, $\overline{\text { CLK }}$ |  | $\pm 330$ |  | $\mu \mathrm{A}$ |
|  |  | PD | -20 |  | 20 |  |
|  |  | $\overline{\mathrm{OE}}$ | -20 |  | 20 |  |
| Input Capacitance |  |  |  | 10 |  | pF |
| DIGITAL OUTPUTS (D0-D11) |  |  |  |  |  |  |
| Output Logic High | VOH | $\mathrm{IOH}=200 \mu \mathrm{~A}$ | $\begin{gathered} \hline \text { VVVDD } \\ -0.5 \\ \hline \end{gathered}$ |  | VDVDD | V |
| Output Logic Low | VOL | $\mathrm{I} \mathrm{OL}=-200 \mu \mathrm{~A}$ | 0 |  | 0.5 | V |
| Three-State Leakage |  |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| Three-State Capacitance |  |  |  | 2 |  | pF |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Supply Voltage | V ${ }_{\text {AVDD }}$ |  | 3.135 | 3.3 | 3.465 | V |
| Digital Supply Voltage | V ${ }_{\text {DVDD }}$ |  | 2.7 | 3.3 | 3.63 | V |
| Analog Supply Current | IAVDD |  |  | 67 | 78 | mA |
| Analog Supply Current with Internal Reference in Shutdown |  | REFIN = AGND |  | 66 | 76 | mA |
| Analog Shutdown Current |  | PD = DVDD |  | 10 | 20 | $\mu \mathrm{A}$ |
| Digital Supply Current | IDVDD |  |  | 8 |  | mA |
| Digital Shutdown Current |  | $\mathrm{PD}=\mathrm{V}_{\text {DVDD }}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Power Dissipation | PDISS | Analog power dissipation |  | 221 | 258 | mW |
| Power Dissipation with Internal Reference in Shutdown (Note 8) | Pdiss | REFIN = AGND |  | 218 | 251 | mW |

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD }}=V_{\text {DVDD }}=+3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V} I \mathrm{~N}= \pm 1.024 \mathrm{~V}\right.$, differential input voltage at -0.5 dB FS, internal reference, $\mathrm{f} C L K=$ 62.5 MHz ( $50 \%$ duty cycle), digital output load $C_{L} \approx 10 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Dissipation In Shutdown | PDISS | $\mathrm{PD}=\mathrm{V}_{\text {DVDD }}$ |  | 10 |  | $\mu \mathrm{W}$ |
| Power-Supply Rejection Ratio | PSRR | (Note 9) |  | $\pm 1$ |  | $\mathrm{mV} / \mathrm{V}$ |
| TIMING CHARACTERISTICS |  |  |  |  |  |  |
| Maximum Clock Frequency | fcLk |  | 60 |  |  | MHz |
| Clock High | tch | Figure 6, clock period 16.667ns |  | 8.33 |  | ns |
| Clock Low | tCL | Figure 6, clock period 16.667ns |  | 8.33 |  | ns |
| Pipeline Delay (Latency) |  | Figure 6 |  | 7 |  | fCLK cycles |
| Aperture Delay | $t_{\text {AD }}$ | Figure 10 |  | 2 |  | ns |
| Aperture Jitter | $\mathrm{t}_{\mathrm{AJ}}$ | Figure 10 |  | 2 |  | ps |
| Data Output Delay | tod | Figure 6 | 5 | 10 | 14 | ns |
| Bus Enable Time | tBE | Figure 5 |  | 5 |  | ns |
| Bus Disable Time | tBD | Figure 5 |  | 5 |  | ns |

Note 1: Internal reference, REFIN bypassed to AGND with a combination of $0.22 \mu \mathrm{~F}$ in parallel with 1 nF capacitor.
Note 2: External +2.048 V reference applied to REFIN.
Note 3: Internal reference disabled. $\mathrm{V}_{\text {REFIN }}=0, \mathrm{~V}_{\text {REFP }}=+2.162 \mathrm{~V}, \mathrm{~V}_{\mathrm{CML}}=+1.65 \mathrm{~V}$, and $\mathrm{V}_{\text {REFN }}=+1.138 \mathrm{~V}$.
Note 4: IMD is measured with respect to either of the fundamental tones.
Note 5: Specifies the common-mode range of the differential input signal supplied to the MAX1420.
Note 6: VDIFF = VREFP - VREFN .
Note 7: Input bandwidth is measured at a 3dB level.
Note 8: $\mathrm{V}_{\text {REFIN }}$ is internally biased to +2.048 V through a $10 \mathrm{k} \Omega$ resistor.
Note 9: Measured as the ratio of the change in mid-scale offset voltage for a $\pm 5 \%$ change in VAVDD, using the internal reference.
$\left(V_{\text {AVDD }}=V_{\text {DVDD }}=+3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}\right.$ IN $= \pm 1.024 \mathrm{~V}$, differential input voltage at -0.5 dB FS, fCLK $=60.006 \mathrm{MHz}(50 \%$ duty cycle), digital output load $C_{L}=10 p F, T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)


## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

TWO-TONE IMD PLOT


TOTAL HARMONIC DISTORTION vs. ANALOG INPUT FREQUENCY


SIGNAL-TO-NOISE + DISTORTION vs. INPUT POWER ( $\mathbf{f} \mathbf{I N}=\mathbf{1 5 M H z}$ )


DIFPERENTIAL RECORD)
DIFFERENTIAL INPUT

Typical Operating Characteristics (continued)
$\left(V_{\text {AVDD }}=V_{D V D D}=+3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}= \pm 1.024 \mathrm{~V}\right.$, differential input voltage at -0.5 dB FS, $\mathrm{fCLK}=60.006 \mathrm{MHz}(50 \%$ duty cycle), digital output load $C_{L}=10 p F, T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)


SPURIOUS-FREE DYNAMIC RANGE
vs. ANALOG INPUT FREQUENCY


TOTAL HARMONIC DISTORTION
vs. INPUT POWER ( $\mathbf{( f N}=\mathbf{1 5 M H z}$ )


SIGNAL-TO-NOISE + DISTORTION vs. ANALOG INPUT FREQUENCY


SIGNAL-TO-NOISE RATIO
vs. INPUT POWER ( $\mathrm{f} N \mathrm{~N}=15 \mathrm{MHz}$ )


SPURIOUS-FREE DYNAMIC RANGE vs. INPUT POWER ( $\mathbf{f} \mathbf{I N}=15 \mathrm{MHz}$ )


## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

Typical Operating Characteristics (continued)
$\left(V_{\text {AVDD }}=V_{\text {DVD }}=+3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}\right.$ IN $= \pm 1.024 \mathrm{~V}$, differential input voltage at -0.5 dB FS, fCLK $=60.006 \mathrm{MHz}(50 \%$ duty cycle), digital output load $C L=10 p F, T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)


SPURIOUS-FREE DYNAMIC RANGE
vs. TEMPERATURE


GAIN ERROR vs. TEMPERATURE, EXTERNAL REFERENCE VREFIN $=+\mathbf{2 . 0 4 8} \mathbf{V}$


SIGNAL-TO-NOISE + DISTORTION vs. TEMPERATURE


INTEGRAL NONLINEARITY
vs. DIGITAL OUTPUT CODE


OFFSET ERROR vs. TEMPERATURE


TOTAL HARMONIC DISTORTION vs. TEMPERATURE


DIFFERENTIAL NONLINEARITY
vs. DIGITAL OUTPUT CODE

analog supply current vs. ANALOG SUPPLY VOLTAGE


## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

$\qquad$
$\left(V_{\text {AVDD }}=V_{\text {DVDD }}=+3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {IN }}= \pm 1.024 \mathrm{~V}\right.$, differential input voltage at -0.5 dB FS, $\mathrm{fCLK}=60.006 \mathrm{MHz}(50 \%$ duty cycle), digital output load $C_{L}=10 p F, T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

analog power-down current vs. ANALOG SUPPLY VOLTAGE


INTERNAL REFERENCE VOLTAGE vs. ANALOG SUPPLY VOLTAGE


dIGITAL POWER-DOWN CURRENT vs. DIGITAL SUPPLY VOLTAGE


INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE


DIGITAL SUPPLY CURRENT
vs. TEMPERATURE


SNR, SINAD, THD, SFDR
vs. CLOCK FREQUENCY


OUTPUT NOISE HISTOGRAM
(DC INPUT)


## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

Pin Description

| PIN | NAME |  |
| :---: | :---: | :--- |
| $1,4,5,8$, <br> $9,12,13$, <br> $16,19,41$, <br> 48 | AGND | Analog Ground. Connect all return paths for analog signals to AGND. |
| $2,3,10$, <br> $11,14,15$, <br> $20,42,47$ | AVDD | Analog Supply Voltage. For optimum performance, bypass to the closest AGND with a parallel <br> combination of a 0.1 $\mu$ and a 1nF capacitor. Connect a single 10 <br> between and $1 \mu \mathrm{~F}$ capacitor combination |
| 6 | INP | Positive Analog Signal Input |

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

Thenelailed Description
The MAX1420 uses a 12-stage, fully-differential, pipelined architecture (Figure 1) that allows for highspeed conversion while minimizing power consumption. Each sample moves through a pipeline stage every half-clock cycle, including the delay through the output latch. The latency is seven clock cycles.
A 2-bit (2-comparator) flash ADC converts the heldinput voltage into a digital code. The following digital-to-analog converter (DAC) converts the digitized result back into an analog voltage, which is then subtracted from the original held-input signal. The resulting error signal is then multiplied by two, and the product is passed along to the next pipeline stage. This process is repeated until the signal has been processed by all 12 stages. Each stage provides a 1-bit resolution. Digital error correction compensates for ADC comparator offsets in each pipeline stage and ensures no missing codes.

## Input Track-and-Hold Circuit

Figure 2 displays a simplified functional diagram of the input track-and-hold (T/H) circuit in both track-and-hold mode. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b are closed. The fully-differential circuit passes the input signal to the two capacitors C2a and C2b through switches S4a and S4b. Switches S2a and S2b set the common mode for the operational transcon-


Figure 1. Pipelined Architecture-Stage Blocks
ductance amplifier (OTA) input, and open simultaneously with S1, sampling the input waveform. The resulting differential voltage is held on capacitors C2a and C2b. Switches S4a and S4b are then opened before S3a, S3b, S4C are closed. The OTA is used to charge capacitors C1a and C1b to the same values originally held on C2a and C2b. This value is then presented to the first stage quantizer and isolates the pipeline from the fast-changing input. The wide input bandwidth T/H amplifier allows the MAX1420 to track and sample/hold analog inputs of high frequencies beyond Nyquist. The analog inputs INP to INN can be driven either differentially or single-ended. Match the impedance of INP and INN and set the common-mode voltage to midsupply ( $\mathrm{AV} \mathrm{V}_{\mathrm{DD}} / 2$ ) for optimum performance.

## Analog Input and Reference Configuration

The full-scale range of the MAX1420 is determined by the internally generated voltage difference between REFP (AVDd/2 + VREFIN/4) and REFN (AVDd/2 Vrefin/4). The MAX1420's full-scale range is adjustable through REFIN, which provides high input impedance for this purpose. REFP, CML (AVDD/2), and REFN are internally buffered low impedance outputs.
An internal +2.048 V precision bandgap reference sets the full-scale range of the ADC. A flexible reference structure accommodates an internal reference, or externally applied buffered or unbuffered reference for appli-


Figure 2. Internal Track-and-Hold Circuit

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference



Figure 3. Unbuffered External Reference Drive—Internal Reference Disabled
cations that require increased accuracy and a different input voltage range.
The MAX1420 provides three modes of reference operation:

- Internal reference mode
- Buffered external reference mode
- Unbuffered external reference mode

In internal reference mode, the on-chip +2.048 V bandgap reference is active and REFIN, REFP, CML, and REFN are left floating. For stability purposes, bypass REFIN, REFP, REFN and CML with a capacitor network of $0.22 \mu \mathrm{~F}$ in parallel with a 1 nF capacitor to AGND.
In buffered external reference mode, the reference voltage levels can be adjusted externally by applying a stable and accurate voltage at REFIN.
In unbuffered external reference mode, REFIN is connected to AGND, thereby deactivating the on-chip buffers of REFP, CML, and REFN. With their buffers shut down, these nodes become high impedance and can be driven by external reference sources, as shown in Figure 3.

## Clock Inputs (CLK, $\overline{\text { CLK }}$ )

The MAX1420's CLK and CLK inputs accept both differential and single-ended input operation and accept CMOS-compatible clock signals. If CLK is driven with a single-ended clock signal, bypass CLK with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. Since the interstage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times ( $<2 n s$ ). Sampling occurs on the rising edge of the clock signal, requiring this edge to have the lowest possible jitter. Any significant aperture jitter would limit the SNR performance of the ADC according to the following relationship:

$$
\mathrm{SNR}_{\mathrm{dB}}=20 \times \log _{10} \frac{1}{2 \pi \times \mathrm{f}_{\mathrm{IN}} \times \mathrm{t}_{\mathrm{AJ}}}
$$

where fin represents the analog input frequency and tAJ is the aperture jitter. Clock jitter is especially critical for high input frequency applications. The clock input should always be considered as an analog signal and routed away from any analog or digital signal lines.
The MAX1420 clock input operates with a voltage threshold set to AVDD/2. Clock inputs must meet the specifications for high and low periods as stated in the Electrical Characteristics.

## 12-Bit, 60Msps, +3.3V, Low-Power ADC



Figure 4. Simplified Clock Input Circuit

Figure 4 shows a simplified model of the clock input circuit. This circuit consists of two 10k $\Omega$ resistors to bias the common-mode level of each input. This circuit may be used to AC-couple the system clock signal to the MAX1420 clock input.

## Output Enable ( $\overline{O E}$ ), Power-Down (PD) and Output Data (D0-D11)

In addition to low operating power, the MAX1420 features two power-down modes: reference power-down and shutdown mode. In reference power-down, the in-

## Table 1. MAX1420 Output Code for Differential Inputs

| DIFFERENTIAL <br> INPUT VOLTAGE* | DIFFERENTIAL <br> INPUT | OFFSET <br> BINARY |
| :---: | :---: | :---: |
| $V_{\text {REF }} \times 2047 / 2048$ | +FULL SCALE <br> 1LSB | 111111111111 |
| $V_{\text {REF }} \times 2046 / 2048$ | +FULL SCALE <br> 2LSB | 111111111110 |
| $V_{\text {REF }} \times 1 / 2048$ | +1 LSB | 100000000001 |
| 0 | Bipolar Zero | 100000000000 |
| $-V_{\text {REF }} \times 1 / 2048$ | -1 LSB | 011111111111 |
| $-V_{\text {REF }} \times 2046 / 2048$ | -FULL SCALE <br> 1 LSB | 000000000001 |
| $-V_{\text {REF }} \times 2047 / 2048$ | -FULL SCALE | 000000000000 |

[^0]

Figure 5. Output Enable Timing
ternal bandgap reference is deactivated, which results in a typical 2 mA supply current reduction. A full shutdown mode is available to maximize power savings during idle periods.

The MAX1420 provides parallel, offset binary, CMOScompatible three-state outputs.
With $\overline{\mathrm{OE}}$ high, the digital outputs enter a high-impedance state. If $\overline{\mathrm{OE}}$ is held low with PD high, the outputs are latched at the last digital output code prior to the power-down. All data outputs, D0 (LSB) through D11 (MSB), are TTL/CMOS logic-compatible. There is a seven clock-cycle latency between any particular sample and its valid output data. The output coding is in offset binary format (Table 1).
The capacitive load on the digital outputs D0 through D11 should be kept as low as possible ( $\leq 10 \mathrm{pF}$ ), to avoid large digital currents that could feed back into the analog portion of the MAX1420, thereby degrading its performance. The use of buffers (e.g., 74LVCH16244) on the digital outputs of the ADC can further isolate the digital outputs from heavy capacitive loads. To further improve the dynamic performance of the MAX1420, add small-series resistors of $100 \Omega$ to the digital output paths, close to the ADC.

Figure 5 displays the timing relationship between output enable and data output.

## System Timing Requirements

 Figure 6 depicts the relationship between the clock input, analog input, and valid data output. The MAX1420 samples the analog input signal on the rising edge of CLK (falling edge of $\overline{C L K}$ ) and output data is valid seven clock cycles (latency) later.
## Applications Information

Figure 7 depicts a typical application circuit containing a single-ended to differential converter. The internal reference provides an AVDD/2 output voltage for level shifting purposes. The input is buffered and then split to a voltage follower and inverter. A lowpass filter at the input suppresses some of the wideband noise associated

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference



Figure 6. System and Output Timing Diagram


Figure 7. Typical Application Circuit for Single-Ended to Differential Conversion

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference



Figure 8. Using a Transformer for AC-Coupling
with high-speed op amps. Select the RISO and CIN values to optimize the filter performance, to suit a particular application. For the application in Figure 7, an isolation resistor (RISO) of $50 \Omega$ is placed before the capacitive load to prevent ringing and oscillation. The $22 \mathrm{pF} \mathrm{CIN}_{\mathrm{N}}$ capacitor acts as a small bypassing capacitor. Connecting CIN from INN to INP may further improve dynamic performance.

## Using Transformer Coupling

An RF transformer (Figure 8) provides an excellent solution to convert a single-ended signal to a fully differential signal, required by the MAX1420 for optimum performance. Connecting the center tap of the transformer to CML provides an AVDD/2 DC level shift to the input. Although a 1:1 transformer is shown, a 1:2 or 1:4 step-up transformer may be selected to reduce the drive requirements.
In general, the MAX1420 provides better SFDR and THD with fully differential input signals over single-ended input signals, especially for very high input frequencies. In differential input mode, even-order harmonics are suppressed and each input requires only half the signal swing compared to single-ended mode.

## Single-Ended AC-Coupled Input Signal

 Figure 9 shows an AC-coupled, single-ended application, using a MAX4108 op amp. This configuration provides high speed, high bandwidth, low noise, and low distortion to maintain the integrity of the input signal.
## Grounding, Bypassing and Board Layout

The MAX1420 requires high-speed board layout design techniques. Locate all bypass capacitors as close to the device as possible, preferably on the same side of the board as the ADC, using surface-mount devices for minimum inductance. Bypass REFP, REFN, REFIN, and CML with a parallel network of $0.22 \mu \mathrm{~F}$ capacitors and 1 nF to AGND. AVDD should be bypassed with a similar network of a $10 \mu \mathrm{~F}$ bipolar capacitor in parallel with two ceramic capacitors of 1 nF and $0.1 \mu \mathrm{~F}$. Follow the same rules to bypass the digital supply DVDD to DGND. Multilayer boards with separate ground and power planes produce the highest level of signal integrity. Consider the use of a split ground plane arrangement to match the physical location of the analog ground (AGND) and the digital ground (DGND) on the ADCs package. Join the two ground planes at a single point, such that the noisy digital ground currents do not interfere with the analog ground plane. Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated from any noisy, digital systems ground plane (e.g., downstream output buffer or DSP ground plane). Route high-speed digital signal traces away from sensitive analog traces and remove digital ground and power planes from underneath digital outputs. Keep all signal lines short and free of 90 degree turns.

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference



Figure 9. Single-Ended AC-Coupled Input Signal


Figure 10. T/H Aperture Timing

## Static Parameter Definitions

Integral Nonlinearity (INL)
Integral nonlinearity is the deviation of the values on an actual transfer function from a straight-line. This straightline can be either a best straight-line fit or a line drawn between the endpoints of the transfer function once offset and gain errors have been nullified. The static linearity parameters for the MAX1420 are measured using the best straight-line fit method.

Differential Nonlinearity (DNL)
Differential nonlinearity is the difference between an actual step-width and the ideal value of 1 LSB . A DNL error specification of less than 1LSB guarantees no missing codes.

## Dynamic Parameter Definitions

Aperture Jitter
Figure 10 depicts the aperture jitter (taJ), which is the sample-to-sample variation in the aperture delay.

Aperture Delay
Aperture delay ( $t_{A D}$ ) is the time defined between the falling edge of the sampling clock and the instant when an actual sample is taken (Figure 10).

Signal-to-Noise Ratio (SNR)
For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADCs resoIution ( N -bits):

$$
\text { SNRMAX }=(6.02 \times N+1.76) d B
$$

In reality, there are other noise sources besides quantization noise, e.g., thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first four harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)
SINAD is computed by taking the ratio of the RMS signal to all spectral components minus the fundamental and the DC offset.

## Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB is computed from:

$$
\mathrm{ENOB}=\frac{\mathrm{SINADdB}-1.76 \mathrm{~dB}}{6.02 \mathrm{~dB}}
$$

## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

Total Harmonic Distortion (THD)
THD is typically the ratio of the RMS sum of the first four harmonics of the input signal to the fundamental itself. This is expressed as:
$\operatorname{THDdB}=20 \times \log 10\left(\frac{\sqrt{\left(V 2^{2}+V 3^{2}+V 4^{2}+V 5^{2}\right)}}{V_{1}}\right)$
where $V_{1}$ is the fundamental amplitude, and $V_{2}$ through $V_{5}$ are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range (SFDR)
SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.

## Intermodulation Distortion (IMD)

The two-tone IMD is the ratio expressed in decibels of either input tone to the worst 3rd-order (or higher) intermodulation products. The individual input tone levels are at -6.5 dB full scale and their envelope is at -0.5 dB full scale.

Functional Diagram


## 12-Bit, 60Msps, +3.3V, Low-Power ADC with Internal Reference

Package Information



[^0]:    ${ }^{*} V_{\text {REF }}=V_{\text {REFP }}-V_{\text {REF }}$

