



#### FEATURES

- 10-Bit Resolution
- Sampling Rate to 5 MSPS
- DNL =  $\pm 1$  LSB, INL =  $\pm 2$  LSB
- Internal S/H Function
- Single 5 V Power Supply
- $V_{IN}$  DC Range: 0 V to  $V_{DD}$
- $V_{REF}$  DC Range: 1 V to  $V_{DD}$
- Low Power: 175 mW
- Three-State Digital Outputs
- Latch-Up Free
- 3 V Version: MP87L84

#### APPLICATIONS

- Digital Color Copiers
- Digital Cellular Telephones
- Precision CCDs and Scanners
- Medical Scanners
- Ultrasonics
- Digital Radio

March 1998-3

#### BENEFITS

- Simplified Analog Design
- Rugged
- Few External Components, no S/H Needed
- Reduced Board Space

#### GENERAL DESCRIPTION


The MP8784 is a 10-bit, 5 MSPS, Analog-to-Digital Converter for applications that require high speed and high accuracy. Designed using an advanced CMOS process, this part offers excellent performance, low power consumption and latch-up free operation.

The MP8784 uses a subranging architecture to maintain low power consumption at high conversion rates. Our proprietary comparator design achieves a low analog input capacitance. The input circuitry of the MP8784 includes an on-chip S/H function that allows this part to digitize analog input signals between AGND and  $AV_{DD}$ .

The designer can choose the internally generated reference voltages, or provide external reference voltages to the  $V_{RB}$  and  $V_{RT}$  pins. The internal reference generates 1.0 V at  $V_{RB}$  and 4 V at  $V_{RT}$ . Providing external reference voltages allows easy interface to any input signal range between GND and  $V_{DD}$ . This also allows the system to cancel zero scale and full scale errors. The Reference Ladder taps (R1 to R3) can be used to externally trim any INL errors.

This device operates from a single 5 V supply. Power consumption from a 5 V supply is typically 175 mW at  $F_S=5\text{MHz}$ , and only 150 mW at  $F_S=1\text{MHz}$ .


#### SIMPLIFIED BLOCK DIAGRAM




## ORDERING INFORMATION

| Package Type | Temperature Range | Part No. | DNL (LSB) | INL (LSB) |
|--------------|-------------------|----------|-----------|-----------|
| Plastic Dip  | -40 to +85°C      | MP8784AN | ±1        | ±2        |
| SOIC         | -40 to +85°C      | MP8784AS | ±1        | ±2        |

## PIN CONFIGURATIONS *See Packaging Section for Package Dimensions*



**24 Pin PDIP (0.300")**



**24 Pin SOIC (Jedec, 0.300")**

## PIN OUT DEFINITIONS

| PIN NO. | NAME | DESCRIPTION             |
|---------|------|-------------------------|
| 1       | OE   | Output Enable           |
| 2       | DB0  | Data Output Bit 0 (LSB) |
| 3       | DB1  | Data Output Bit 1       |
| 4       | DB2  | Data Output Bit 2       |
| 5       | DB3  | Data Output Bit 3       |
| 6       | DB4  | Data Output Bit 4       |
| 7       | DB5  | Data Output Bit 5       |
| 8       | DB6  | Data Output Bit 6       |
| 9       | DB7  | Data Output Bit 7       |
| 10      | DB8  | Data Output Bit 8       |
| 11      | DB9  | Data Output Bit 9 (MSB) |
| 12      | CLK  | Clock Input             |

| PIN NO. | NAME | DESCRIPTION               |
|---------|------|---------------------------|
| 13      | DVDD | Digital Power Supply      |
| 14      | VRTS | Top Internal Reference    |
| 15      | VRT  | Top of Reference          |
| 16      | R3   | 3/4 Reference Tap Point   |
| 17      | R2   | 1/2 Reference Tap Point   |
| 18      | AVDD | Analog Power Supply       |
| 19      | VIN  | Analog Input Voltage      |
| 20      | AGND | Analog Ground             |
| 21      | R1   | 1/4 Reference Tap Point   |
| 22      | VRBS | Bottom Internal Reference |
| 23      | VRB  | Bottom of Reference       |
| 24      | DGND | Digital Ground            |

## ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified:  $AV_{DD} = DV_{DD} = 5\text{ V}$ ,  $FS = 5\text{ MHz}$  (50% Duty Cycle),  
 $V_{RT} = 4.0$ ,  $V_{RB} = 1.0$ ,  $TA = 25^\circ\text{C}$

| Parameter   | Symbol     | 25°C     |      |           | Units  | Test Conditions/Comments  |
|---|------------|----------|------|-----------|--------|---|
|   |            | Min      | Typ  | Max       |        |   |
| <b>KEY FEATURES</b>                                 |            |          |      |           |        |   |
| Resolution  |            | 10       |      |           | Bits   |   |
| Maximum Sampling Rate                               | FS         | 5        |      |           | MHz    |   |
| <b>ACCURACY (A Grade)<sup>1</sup></b>               |            |          |      |           |        |   |
| Differential Non-Linearity                          | DNL        |          |      | ±1        | LSB    | Best Fit Line<br>(Max INL - Min INL)/2  |
| Integral Non-Linearity                              | INL        |          |      | ±2        | LSB    |   |
| Zero Scale Error                                    | EZS        |          | 10   |           | LSB    |   |
| Full Scale Error                                    | EFS        |          | 6    |           | LSB    |   |
| <b>REFERENCE VOLTAGES</b>                           |            |          |      |           |        |   |
| Positive Ref. Voltage <sup>3</sup>                  | $V_{RT}$   |          |      | $AV_{DD}$ | V      | $V_{REF} = V_{RT} - V_{RB}$   |
| Negative Ref. Voltage <sup>3</sup>                  | $V_{RB}$   | AGND     |      |           | V      |   |
| Differential Ref. Voltage <sup>3</sup>              | $V_{REF}$  | 1.0      |      | $AV_{DD}$ | V      |   |
| Ladder Resistance                                   | $R_L$      |          | 375  |           | Ω      |   |
| Ladder Temp. Coefficient <sup>2</sup>               | $R_{TCO}$  |          | 2000 |           | ppm/°C | $V_{RT}$ connected to $V_{RTS}$ &<br>$V_{RB}$ connected to $V_{RBS}$  |
| Top Internal Reference                              | $V_{RTS}$  |          | 4    |           | V      |   |
| Bottom Internal Reference                           | $V_{RBS}$  |          | 1    |           | V      |   |
| <b>ANALOG INPUT<sup>2</sup></b>                     |            |          |      |           |        |   |
| Input Bandwidth (-1 dB) <sup>4</sup>                | BW         |          | 10   |           | MHz    |   |
| Input Voltage Range                                 | $V_{IN}$   | $V_{RB}$ |      | $V_{RT}$  | V      |   |
| Input Capacitance Sample <sup>5</sup>               | $C_{IN}$   |          | 25   | 40        | pF     |   |
| Input Capacitance Convert <sup>5</sup>              |            |          | 5    | 12        | pF     |   |
| Aperture Delay <sup>2</sup>                         | $t_{AP}$   |          | 25   | 30        | ns     |   |
| Aperture Uncertainty <sup>2</sup> (Jitter)          | $t_{AJ}$   |          | 50   |           | ps     |   |
| <b>DIGITAL INPUTS</b>                               |            |          |      |           |        |   |
| Logical "1" Voltage                                 | $V_{IH}$   | 4        |      |           | V      | $V_{IN} = DGND$ to $DV_{DD}$  |
| Logical "0" Voltage                                 | $V_{IL}$   |          |      | 1         | V      |   |
| DC Leakage Currents <sup>6</sup>                    | $I_{IN}$   |          |      |           | μA     |   |
| CLK   |            |          | 5    |           | μA     |   |
| $\overline{OE}$ (Internal Res to DGND) <sup>7</sup> |            |          | 15   |           | μA     |   |
| Input Capacitance                                   |            |          | 5    |           | pF     |   |
| Clock Timing (See Figure 1)                         |            |          |      |           |        |   |
| Clock Period  | 1/FS       |          | 200  |           | ns     |   |
| Rise & Fall Time <sup>8</sup>                       | $t_R, t_F$ |          | 5    |           | ns     |   |
| "High" Pulse Width <sup>3</sup>                     | $t_{PWH}$  |          | 100  |           | ns     |   |
| "Low" Pulse Width <sup>3</sup>                      | $t_{PWL}$  |          | 100  |           | ns     |   |
| Duty Cycle <sup>3</sup>                             |            |          | 50   |           | %      |   |
| <b>DIGITAL OUTPUTS</b>                              |            |          |      |           |        |   |
| Logical "1" Voltage                                 | $V_{OH}$   | 4.5      |      |           | V      | $C_{OUT} = 15\text{ pF}$<br>$I_{LOAD} = 4\text{ mA}$<br>$I_{LOAD} = 4\text{ mA}$<br>$V_{OUT} = DGND$ to $DV_{DD}$ |
| Logical "0" Voltage                                 | $V_{OL}$   |          |      | 0.4       | V      |   |
| 3-state Leakage                                     | $I_{OZ}$   |          | 10   |           | μA     |   |
| Data Valid Delay <sup>2</sup>                       | $t_{DL}$   |          | 40   | 45        | ns     |   |
| Data Enable Delay <sup>2</sup>                      | $t_{DEN}$  |          | 25   | 30        | ns     |   |
| Data 3-state Delay <sup>2</sup>                     | $t_{DHz}$  |          | 25   | 30        | ns     |   |

## ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

| Description  | Symbol          | 25°C |     |     | Units | Conditions |
|--|-----------------|------|-----|-----|-------|------------|
|  |                 | Min  | Typ | Max |       |            |
| <b>POWER SUPPLIES</b>  |                 |      |     |     |       |            |
| Operating Voltage<br>(AV <sub>DD</sub> , DV <sub>DD</sub> ) <sup>9, 10</sup> | V <sub>DD</sub> | 4    | 5   | 6   | V     |            |
| Current (AV <sub>DD</sub> + DV <sub>DD</sub> )                               | I <sub>DD</sub> |      | 35  | 45  | mA    |            |

**Notes:**

- <sup>1</sup> Tester measures code transitions by dithering the voltage of the analog input (V<sub>IN</sub>). The difference between the measured and the ideal code width (V<sub>REF</sub>/1024) is the DNL error (Figure 3.). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (Figure 4.). Accuracy is a function of the sampling rate (FS).  
Guaranteed. Not tested.
- <sup>2</sup> Specified values guarantee functionality. Refer to other parameters for accuracy.
- <sup>3</sup> -1 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- <sup>5</sup> See V<sub>IN</sub> equivalent circuit (Figure 8.). Switched capacitor analog input requires driver with low output resistance.
- <sup>6</sup> All inputs have diodes to DV<sub>DD</sub> and DGND. Input OE has internal pull down. Input DC currents will not exceed specified limits for any input voltage between DGND and DV<sub>DD</sub>.
- <sup>7</sup> Internal resistor to DGND biases unconnected input to active low logical level.
- <sup>8</sup> Condition to meet aperture delay specifications (t<sub>AP</sub>, t<sub>AJ</sub>). Actual rise/fall time can be less stringent with no loss of accuracy.
- <sup>9</sup> The AGND & DGND pins are connected through the silicon substrate. Connect together at the package and to the analog ground plane.
- <sup>10</sup> The AV<sub>DD</sub> & DV<sub>DD</sub> pins should be tied together at the package.


Specifications are subject to change without notice

## ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2, 3</sup>


|                                   |                                    |  |               |
|-----------------------------------|------------------------------------|--|---------------|
| V <sub>DD</sub> to GND            | +7 V                               | Storage Temperature                      | -65 to +150°C |
| V <sub>RT</sub> & V <sub>RB</sub> | V <sub>DD</sub> +0.5 to GND -0.5 V | Package Power Dissipation Rating to 75°C |               |
| V <sub>IN</sub>                   | V <sub>DD</sub> +0.5 to GND -0.5 V | PDIP, SOIC                               | 1000 mW       |
| All Inputs                        | V <sub>DD</sub> +0.5 to GND -0.5 V | Derates above 75°C                       | 14mW/°C       |
| All Outputs                       | V <sub>DD</sub> +0.5 to GND -0.5 V | Lead Temperature (Soldering 10 seconds)  | +300°C        |

**Notes:**

- <sup>1</sup> Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- <sup>2</sup> Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.
- <sup>3</sup> V<sub>DD</sub> refers to AV<sub>DD</sub> and DV<sub>DD</sub>. GND refers to AGND and DGND.



**Figure 1. MP8784 Timing Diagram**



**Figure 2. 3-State Timing Diagram**




Figure 3. DNL Measurement




Figure 4. INL Error Calculation




Figure 5. Typical Circuit Connections




Figure 6. Creating a Piece Wise Linear Transfer Function

**APPLICATION NOTES**

Signals should not exceed  $AV_{DD}$  or  $DV_{DD} + 0.5V$  or go below  $DGND$  or  $AGND - 0.5V$ . All pins have internal protection diodes that will protect them from short transients ( $< 100\mu\text{s}$ ) outside the supply range.

$AGND$  and  $DGND$  pins are connected internally through the P-substrate. DC voltage differences between these pins will cause undesirable internal substrate currents.

The power supply ( $AV_{DD}$ ) and reference voltage ( $V_{RT}$  &  $V_{RB}$ ) pins should be decoupled with  $0.1\mu\text{F}$  and  $10\mu\text{F}$  capacitors to  $AGND$ , placed as close to the chip as possible.

The digital outputs should not drive long wires or buses. The capacitive coupling and reflections will contribute noise to the conversion.

**$V_{IN}$  Analog Input**

This part has a switched capacitor type input circuit. This means that the input impedance changes with the phase of the input clock.  $V_{IN}$  is sampled at the high to low clock transition. Figure 8. shows an equivalent input circuit.




Figure 8. Equivalent Input Circuit




Figure 7. A Piece Wise Linear, Logarithmic Transfer Function

**RTS & RBS Internal Bias Resistors**


Two matched resistors are provided on the chip. These resistors can be used to generate on chip reference voltages. Each resistor has a value equal to  $1/3$  of the reference ladder resistor. By connecting  $RTS$  to  $V_{RT}$ , and connecting  $RBS$  to  $V_{RB}$ , the reference ladder will be biased to 1 volt at  $V_{RB}$  and 4 volts at  $V_{RT}$ .

If the internal reference pins  $V_{RTS}$  and/or  $V_{RBS}$  are not used they should be left unconnected.


**R1 thru R3 Reference Ladder Taps**

These taps connect to every quarter point along the reference ladder;  $R1$  is  $1/4$ th up from  $V_{RB}$ ,  $R3$  is  $3/4$ ths up from  $V_{RB}$  (or  $1/4$ th down from  $V_{RT}$ ). Normally these pins should have  $0.1$  microfarad capacitors to  $GND$ ; this helps reduce the INL errors by stabilizing the reference ladder voltages. These taps can also be used to alter the transfer curve of the ADC. A four segment, piecewise linear, custom transfer curve can be designed by connecting voltage sources to these pins.


## PERFORMANCE CHARACTERISTICS




**Graph 1. DNL vs. Sampling Frequency**




**Graph 2. INL vs. Sampling Frequency**




**Graph 3. Power Supply Current vs. Sampling Frequency**




**Graph 4. Power Supply Current vs. Temperature**




**Graph 5. Output Delay vs. Temperature**




**Graph 6. 3-State Delay vs. Temperature**




**Graph 7. Reference Resistance vs. Temperature**




**Graph 8. DNL vs. V<sub>REF</sub>**



**Graph 9. INL vs. Reference Voltage**



**Graph 10. DNL Error Plot**



**Graph 11. INL Error Plot**