

CMOS 8-bit Single Chip Microcomputer

Piggyback/
evaluator type

Description

The CXP87400 is a CMOS 8-bit single chip micro-computer of piggyback/evaluator combined type, which is developed for evaluating the function of the CXP87452/87460.

Features


- A wide instruction set (213 instructions) which cover various types of data.
 - 16-bit operation/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle 333ns at 12MHz operation (3.0 to 5.5V)
250ns at 16MHz operation (4.5 to 5.5V)
- Applicable EPROM LCC type 27C256, LCC type 27C512
(Maximum 60Kbytes are available.)
- Incorporated RAM capacity 1568 bytes
- Peripheral functions
 - A/D converter 8-bit, 12-channel, successive approximation method
(Conversion time of 20μs/16MHz)
 - Serial interface Incorporated buffer RAM (Auto transfer for 1 to 32 bytes),
1 channel
Incorporated 8-bit and 8-stage FIFO
(Auto transfer for 1 to 8 bytes), 1 channel
 - Timer 8-bit timer
8-bit timer/counter
19-bit time base timer
 - High precision timing pattern generator PPG 19-pin, 32-stage programmable
PPG 10-pin, 21-stage programmable
RTG 5 pins, 2 channels
 - PWM/DA gate output PWM output 12 bits, 2 channels
(Repetitive frequency 62.5kHz/16MHz)
DA gate pulse output 12 bits, 4 channels
Capstan FG, drum FG/PG, CTL input
 - Servo input control
 - VSYNC separator
 - FRC capture unit
 - PWM output
 - General purpose prescaler
 - Pulse cycle measurement circuit
- Incorporated 26-bit and 8-stage FIFO
14 bits, 1 channel
10 bits (system clock asynchronous type)
- Interruption 18 factors, 14 vectors, multi-interruption possible
- Standby mode SLEEP/STOP
- Package 100-pin ceramic PQFP

Note) Mask option depends on the type of the CXP87400. Refer to the Products List for details.


Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.




Pin Assignment in Piggyback Mode (QFP package)



- Note)**
1. NC (Pin 90) is always connected to V_{DD}.
 2. V_{SS} (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.

Pin Assignment in Piggyback Mode (LQFP package)



- Note**
1. NC (Pin 88) is always connected to V_{DD}.
 2. V_{SS} (Pins 39 and 86) are both connected to GND.
 3. MP (Pin 37) is always connected to GND.

The diagram illustrates the pin configuration of the ATmega328P microcontroller, organized into three main sections: Port B (pins 1-14), Port C (pins 15-29), and Port D (pins 30-50). Each pin is represented by a circle with its number inside. Arrows indicate the direction of signal flow: pointing out for outputs and pointing in for inputs. Some pins have multiple functions, indicated by multiple labels.

Port B (Pins 1-14):

- Pins 1-7: PB5/PPO013/PPO113, PB4/PPO012/PPO112, PB3/PPO011, PB2/PPO010, PB1/PPO009, PB0/PPO008, PC7/RTO7.
- Pins 8-14: PC6/RTO6, PC5/RTO5, PC4/RTO4, PC3/RTO3, PC2/PPO018, PC1/PPO017, PC0/PPO016, PJ7, PJ6, PJ5, PJ4, PJ3, PJ2, PJ1, PJ0, PD7, PD6, PD5, PD4, PD3, PD2, PD1, PD0.

Port C (Pins 15-29):

- Pins 15-18: A6/D6, A5/D5, A4/D4, A3/D3, A2/D2, A1/D1, A0/D0, NC, RD.
- Pins 19-29: WR, SYNC, GND, NC, C2, C1, RST, A8, A9, A11, NC, HALT, A10, E/P, I/T, MON.

Port D (Pins 30-50):


- Pins 30-39: A7/D7, A12, A15, NC, VDD, A14, A13, A7/D7, A12, A15, NC, VDD, A14, A13.
- Pins 40-50: MP, RST, VSS, XTAL, EXTAL, CS0, SIO, SO0, SCK0, PF7/AN11, PF6/AN10, PF5/AN9.

Other Pins (Pins 81-100):

- Pins 81-90: PI6/SO1, PI7/SI1, PE0/INT0/XOUT, PE1/EC/INT2, PE2/PWM0, PE3/PWM1, PE4/DAA0, PE5/DAA1, PE6/DAB0, PE7/DAB1, PG0/CFG, PG1/DFG, PG2/DPG, PG3/PBCTL, PG4/SYNC0/PMI, PG5/SYNC1, PG6/EXI0, PG7/EXI1/PMSK, AN0, AN1, AN2, AN3, PF0/AN4, PF1/AN5, PF2/AN6, PF3/AN7, AVDD, AVREF, AVSS, PF4/AN8.
- Pins 91-100: PB6/PPO014, PB7/PPO015, PA0/PPO000/PPO100, PA1/PPO001/PPO101, PA2/PPO002/PPO102, PA3/PPO003/PPO103, PA4/PPO004/PPO104, PA5/PPO005/PPO105, PA6/PPO006/PPO106, PA7/PPO007/PPO107, NC, VDD, VSS, PK0/OSCO, PI0/PCK/OSCI, PI1/PO, PI2/PWM, PI3/TO, PI4/INT1, PI5/SCK1.

- Note)**
1. NC (Pin 90) is always connected to V_{DD} .
 2. V_{SS} (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.

Pin Assignment in Evaluator Mode (LQFP package)




- Note)**
1. NC (Pin 88) is always connected to V_{DD}.
 2. V_{SS} (Pins 39 and 86) are both connected to GND.
 3. MP (Pin 37) is always connected to GND.

EPROM Read Timing ($T_a = -20$ to $+75^\circ\text{C}$, $V_{DD} = 3.0$ to 5.5V , $V_{SS} = 0\text{V}$)

Item	Symbol	Pin	Min.	Max.	Unit
Address → data input delay time	t_{ACC}	A0 to A15 D0 to D7		100 ^{*1}	ns
				75 ^{*2}	
Address → data hold time	t_{IH}	A0 to A15 D0 to D7	0		ns

^{*1} At 12MHz operation ($V_{DD} = 4.5$ to 5.5V)

^{*2} At 12MHz operation ($V_{DD} = 3.0$ to 5.5V), At 16MHz operation ($V_{DD} = 4.5$ to 5.5V)




Products List

Option item	Products				
	Mask product		Piggyback/evaluator product		
	CXP87452	CXP87460	CXP87400-U01Q CXP87400-U01R	CXP87400-U02Q CXP87400-U02R	CXP87400-U03R
Package	100-pin plastic QFP/LQFP		100-pin ceramic PQFP		
ROM capacity	52Kbytes	60Kbytes	EPROM 60Kbytes		
			27C512 × 1	27C512 × 1	27C256 × 2
Pull-up resistor for reset pin	Existent/Non-existent		Existent		
Power on reset circuit	Existent/Non-existent		Existent		
General-purpose prescaler oscillation circuit	Existent/Non-existent		Non-existent	Existent	Non-existent
Input circuit format*3	CMOS schmitt/TTL schmitt		CMOS schmitt	TTL schmitt	CMOS schmitt

^{*3} On PG4/SYNC0 pin and PG5/SYNC1 pin, the input circuit format can be selected to every pin.

Piggyback mode/evaluator mode can be switched as shown below.



Unit: mm


Technical drawing of the 78M05 voltage regulator showing top and side views with dimensions.

Top View Dimensions:

- Pin 1 INDEX
- Pin 100
- Pin 81
- Pin 80
- Pin 51
- Pin 50
- Pin 31
- Pin 30
- Overall width: 16.3 ± 0.2
- Overall height: 18.12 ± 0.2
- Internal width: 15.58 ± 0.2
- Internal height: 14.22
- Pin pitch (top): 1.27 ± 0.13
- Pin pitch (bottom): 0.3
- Internal width (pin area): 9.48
- Internal height (pin area): 6.0
- Internal width (core): 4.5
- Internal height (core): 6.0


Side View Dimensions:

- Overall height: 3.57 ± 0.36
- Maximum height: 10.44 MAX
- Pin height: $+0.05$
- Pin width: $0.15 - 0.02$
- Pin pitch: 0.50 ± 0.25



SONY CODE	PQFP-100C-L01
EIAJ CODE	AQFP100-C-0000-A
JEDEC CODE	_____

PACKAGE MATERIAL	CERAMIC
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	5.7g

[illegible]

SONY CODE	PQFP-100C-L02
EIAJ CODE	AQFP100-C-1414-A
JEDEC CODE	_____

PACKAGE MATERIAL	CERAMIC
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	2.2g