

# M5M5408BFP/TP/RT/KV/KR

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change

## 4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

### DESCRIPTION

The M5M5408B is a family of 4-Mbit static RAMs organized as 524,288-words by 8-bit, fabricated by Mitsubishi's high-performance 0.25μm CMOS technology.

The M5M5408B is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

M5M5408B is packaged in 32-pin plastic SOP, 32-pin plastic TSOP and 32-pin 8mm x 13.4mm STSOP packages. Two types of TSOPs and two types of STSOPs are available, M5M5408BTP (normal-lead-bend TSOP), M5M5408BRT (reverse-lead-bend TSOP), M5M5408BKV (normal-lead-bend STSOP) and M5M5408BKR (reverse-lead-bend STSOP). These two types TSOPs and two types STSOPs are suitable for a surface mounting on double-sided printed circuit boards.

From the point of operating temperature, the family is divided into three versions; "Standard", "W-version", and "I-version". Those are summarized in the part name table below.

### FEATURES

- Single +5V power supply
- Small stand-by current: 0.4μA(3V,typ.)
- No clocks, No refresh
- Data retention supply voltage=2.0V to 5.5V
- All inputs and outputs are TTL compatible.
- Easy memory expansion by  $\bar{S}$
- Common Data I/O
- Three-state outputs: OR-tie capability
- $\overline{OE}$  prevents data contention in the I/O bus
- Process technology: 0.25μm CMOS
- Package:
  - M5M5408BFP: 32 pin 525 mil SOP
  - M5M5408BTP/RT: 32 pin 400 mil TSOP(II)
  - M5M5408BKV/KR: 32 pin 8mm x 13.4mm STSOP

### PART NAME TABLE

Version, Operating temperature	Part name (## stands for "FP", "TP", "RT", "KV" or "KR")	Power Supply	Access time max.	Stand-by current I <sub>cc(PD)</sub> , V <sub>cc</sub> =3.0V			Active current I <sub>cc1</sub> (5.0V, typ.)
				typical *	Ratings (max.)		
					25°C	70°C	
Standard 0 ~ +70°C	M5M5408B## -55L	5.0V	55ns	---	50μA	---	50mA (10MHz)
	M5M5408B## -70L		70ns				
	M5M5408B## -10L		100ns				
	M5M5408B## -55H	5.0V	55ns	0.4μA	10μA	---	
	M5M5408B## -70H		70ns				
	M5M5408B## -10H		100ns				
W-version -20 ~ +85°C	M5M5408B## -55LW	5.0V	55ns	---	---	100μA	25mA (1MHz)
	M5M5408B## -70LW		70ns				
	M5M5408B## -10LW		100ns				
	M5M5408B## -55HW	5.0V	55ns	0.4μA	---	20μA	
	M5M5408B## -70HW		70ns				
	M5M5408B## -10HW		100ns				
I-version -40 ~ +85°C	M5M5408B## -55LI	5.0V	55ns	---	---	100μA	
	M5M5408B## -70LI		70ns				
	M5M5408B## -10LI		100ns				
	M5M5408B## -55HI	5.0V	55ns	0.4μA	---	20μA	
	M5M5408B## -70HI		70ns				
	M5M5408B## -10HI		100ns				

\* "typical" parameter is sampled, not 100% tested.


# M5M5408BFP/TP/RT/KV/KR

*PRELIMINARY*


Notice: This is not a final specification.  
Some parametric limits are subject to change

## 4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM


### PIN CONFIGURATION (TOP VIEW)




Outline 32P2M-A (FP)  
32P3Y-H (TP)



Outline 32P3Y-J (RT)



Outline 32P3K-B



Outline 32P3K-C

# M5M5408BFP/TP/RT/KV/KR

*PRELIMINARY*

Notice: This is not a final specification.  
Some parametric limits are subject to change

## 4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

### FUNCTION

The M5M5408BFP,TP,RT,KV,KR is organized as 524,288-words by 8-bit. These devices operate on a single +5.0V power supply, and are directly TTL compatible to both input and output. Its fully static circuit needs no clocks and no refresh, and makes it useful.

A write operation is executed during the  $\bar{S}$  low and  $\bar{W}$  low overlap time. The address(A0~A18) must be set up before the write cycle

A read operation is executed by setting  $\bar{W}$  at a high level and OE at a low level while S are in an active state( $\bar{S}=L$ ).

When setting  $\bar{S}$  at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips. Setting the  $\bar{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


The power supply current is reduced as low as 0.4 $\mu$ A(25°C, typical), and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

### FUNCTION TABLE

$\bar{S}$	$\bar{W}$	$\bar{OE}$	Mode	DQ	I <sub>cc</sub>
H	X	X	Non selection	High-impedance	Standby
L	L	X	Write	Data input (D)	Active
L	H	L	Read	Data output (Q)	Active
L	H	H	Read	High-impedance	Active

Pin	Function
A0 ~ A18	Address input
DQ1 ~ DQ8	Data input / output
$\bar{S}$	Chip select input
$\bar{W}$	Write control input
$\bar{OE}$	Output inable input
V <sub>cc</sub>	Power supply
GND	Ground supply

### BLOCK DIAGRAM



**M5M5408BFP/TP/RT/KV/KR****PRELIMINARY**Notice: This is not a final specification.  
Some parametric limits are subject to change**4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Units
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3* ~ +7	V
V <sub>I</sub>	Input voltage	With respect to GND	-0.3* ~ V <sub>CC</sub> + 0.3	
V <sub>O</sub>	Output voltage	With respect to GND	0 ~ V <sub>CC</sub>	
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	700	mW
T <sub>a</sub>	Operating temperature	Standard (-L, -H)	0 ~ +70	°C
		W-version (-LW, -HW)	-20 ~ +85	
		I-version (-LI, -HI)	-40 ~ +85	
T <sub>stg</sub>	Storage temperature		-65 ~ 150	°C

\* -3.0V in case of AC (Pulse width 30ns)

**DC ELECTRICAL CHARACTERISTICS**(V<sub>CC</sub>=5V±10%, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Units	
			Min	Typ	Max		
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub> +0.3V	V	
V <sub>IL</sub>	Low-level input voltage		-0.3*		0.8		
V <sub>OH1</sub>	High-level output voltage 1	I <sub>OH</sub> = -1mA	2.4				
V <sub>OH2</sub>	High-level output voltage 2	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> -0.5V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =2mA			0.4		
I <sub>I</sub>	Input leakage current	V <sub>I</sub> =0 ~ V <sub>CC</sub>			±1	μA	
I <sub>O</sub>	Output leakage current	$\bar{S}=V_{IH}$ or $\bar{OE}=V_{IH}$ , V <sub>I/O</sub> =0 ~ V <sub>CC</sub>			±1		
I <sub>CC1</sub>	Active supply current (AC, MOS level)	$\bar{S}$ 0.2V Output-open Other inputs 0.2V or V <sub>CC</sub> -0.2V	minimum cycle	-	50	80	mA
			f= 1MHz	-	25	30	
I <sub>CC2</sub>	Active supply current (AC, TTL level)	$\bar{S}=V_{IL}$ Output-open Other inputs=V <sub>IH</sub> or V <sub>IL</sub>	minimum cycle	-	60	90	
			f= 1MHz	-	30	40	
I <sub>CC3</sub>	Stand by supply current (AC, MOS level)	$\bar{S}$ V <sub>CC</sub> -0.2V Other inputs=0~V <sub>CC</sub>	-LW, -LI	-	-	200	μA
			-L	-	-	100	
			-HW, -HI	-	0.4	40	
			-H	-	0.4	20	
I <sub>CC4</sub>	Stand by supply current (AC, TTL level)	$\bar{S}=V$ ,Other inputs= 0 ~ V <sub>CC</sub>	-	-	3	mA	

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

\* -3.0V in case of AC (Pulse width 50ns)

Note 2: Typical value is for V<sub>CC</sub>=5.0V and T<sub>a</sub>=25°C**CAPACITANCE**(V<sub>CC</sub>=5.0V±10%, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Units
			Min	Typ	Max	
C <sub>I</sub>	Input capacitance	V <sub>I</sub> =GND, V <sub>I</sub> =25mVrms, f=1MHz			8	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> =GND, V <sub>O</sub> =25mVrms, f=1MHz			10	

# M5M5408BFP/TP/RT/KV/KR

**PRELIMINARY**


Notice: This is not a final specification.  
Some parametric limits are subject to change

## 4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

### AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5.0V±10%, unless otherwise noted)

#### (1) TEST CONDITIONS

Supply voltage	5.0V
Input pulse	V <sub>IH</sub> =2.4V, V <sub>IL</sub> =0.6V (FP,TP,RT,KV,KR-70,-10) V <sub>IH</sub> =3.0V, V <sub>IL</sub> =0V (FP,TP,RT,KV,KR-55)
Input rise time and fall time	5ns
Reference level	V <sub>OH</sub> =V <sub>OL</sub> =1.5V Transition is measured ±500mV from steady state voltage. (for t <sub>en</sub> , t <sub>dis</sub> )
Output loads	Fig.1, CL=100pF (FP,TP,RT,KV,KR-70,-10) CL=30pF (FP,TP,RT,KV,KR-55) CL=5pF (for t <sub>en</sub> , t <sub>dis</sub> )



CL Including scope and jig capacitance

Fig.1 Output load

#### (2) READ CYCLE

Symbol	Parameter	Limits						Units
		M5M5408BFP,TP,RT, KV,KR-55		M5M5408BFP,TP,RT, KV,KR-70		M5M5408BFP,TP,RT, KV,KR-10		
		Min	Max	Min	Max	Min	Max	
t <sub>CR</sub>	Read cycle time	55		70		100		ns
t <sub>a(A)</sub>	Address access time		55		70		100	ns
t <sub>a(S)</sub>	Chip select access time		55		70		100	ns
t <sub>a(OE)</sub>	Output enable access time		25		35		50	ns
t <sub>dis(S)</sub>	Output disable time after $\bar{S}$ high		20		25		35	ns
t <sub>dis(OE)</sub>	Output disable time after $\overline{OE}$ high		20		25		35	ns
t <sub>en(S)</sub>	Output enable time after $\bar{S}$ low	10		10		10		ns
t <sub>en(OE)</sub>	Output enable time after $\overline{OE}$ low	5		5		5		ns
t <sub>v(A)</sub>	Data valid time after address	10		10		10		ns

#### (3) WRITE CYCLE

Symbol	Parameter	Limits						Units
		M5M5408BFP,TP,RT, KV,KR-55		M5M5408BFP,TP,RT, KV,KR-70		M5M5408BFP,TP,RT, KV,KR-10		
		Min	Max	Min	Max	Min	Max	
t <sub>cw</sub>	Write cycle time	55		70		100		ns
t <sub>w(W)</sub>	Write pulse width	40		50		60		ns
t <sub>su(A)</sub>	Address set up time	0		0		0		ns
t <sub>su(A-WH)</sub>	Address set up time with respect to $\bar{W}$ high	50		60		80		ns
t <sub>su(S)</sub>	Chip select set up time	50		60		80		ns
t <sub>su(D)</sub>	Data set up time	25		30		35		ns
t <sub>h(D)</sub>	Data hold time	0		0		0		ns
t <sub>rec(W)</sub>	Write recovery time	0		0		0		ns
t <sub>dis(W)</sub>	Output disable time after $\bar{W}$ low		20		25		35	ns
t <sub>dis(OE)</sub>	Output disable time after $\overline{OE}$ high		20		25		35	ns
t <sub>en(W)</sub>	Output enable time after $\bar{W}$ high	5		5		5		ns
t <sub>en(OE)</sub>	Output enable time after $\overline{OE}$ low	5		5		5		ns

# M5M5408BFP/TP/RT/KV/KR


*PRELIMINARY*

Notice: This is not a final specification.  
Some parametric limits are subject to change


4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

## (4)TIMING DIAGRAMS

### Read cycle



### Write cycle ( $\bar{W}$ control mode )




# M5M5408BFP/TP/RT/KV/KR

*PRELIMINARY*

Notice: This is not a final specification.  
Some parametric limits are subject to change

## 4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

### Write cycle ( $\overline{S}$ control mode)



Note 3: Hatching indicates the state is "don't care".

Note 4: A Write occurs during the overlap of a low  $\overline{S}$  and a low  $\overline{W}$ .

Note 5: If  $\overline{W}$  goes low simultaneously with or prior to  $\overline{S}$ , the output remains in the high impedance state.

Note 6: Don't apply inverted phase signal externally when DQ pin is in output mode.

# M5M5408BFP/TP/RT/KV/KR

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

## POWER DOWN CHARACTERISTICS

### (1) ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Units	
			Min	Typ.	Max		
V <sub>CC</sub> (PD)	Power down supply voltage		2	-	-	V	
V <sub>I</sub> ( $\bar{S}$ )	Chip select input $\bar{S}$	V <sub>CC</sub> (PD) 2.2V	2.2	-	-	V	
		2.2V V <sub>CC</sub> (PD) 2.0V	-	V <sub>CC</sub> (PD)	-	V	
I <sub>CC</sub> (PD)	Power down supply current	V <sub>CC</sub> =3.0V, $\bar{S}$ V <sub>CC</sub> -0.2V, Other inputs=0 ~ V <sub>CC</sub>	-LW, -LI	-	-	100	μA
			-L	-	-	50	μA
			-HW, -HI	-	0.4	20	μA
			-H	-	0.4	10	μA


Typical value is for T<sub>a</sub>=25°C

### (2) TIMING REQUIREMENTS

Symbol	Parameter	Test conditions	Limits			Units
			Min	Typ	Max	
t <sub>su</sub> (PD)	Power down set up time		0			ns
t <sub>rec</sub> (PD)	Power down recovery time		5			ms

### (3) TIMING DIAGRAM

$\bar{S}$  control mode





# M5M5408BFP/TP/RT/KV/KR

*PRELIMINARY*

Notice: This is not a final specification.  
Some parametric limits are subject to change

---

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

---

## Revision History

<u>Revision No.</u>	<u>History</u>	<u>Date</u>	
K0.1e	The first edition	'98.7.30	Preliminary